欢迎访问ic37.com |
会员登录 免费注册
发布采购

319973-003 参数 Datasheet PDF下载

319973-003图片预览
型号: 319973-003
PDF下载: 下载PDF文件 查看货源
内容描述: 英特尔I / O控制器中枢10 [Intel I/O Controller Hub 10]
分类和应用: 控制器
文件页数/大小: 840 页 / 5889 K
品牌: INTEL [ INTEL ]
 浏览型号319973-003的Datasheet PDF文件第224页浏览型号319973-003的Datasheet PDF文件第225页浏览型号319973-003的Datasheet PDF文件第226页浏览型号319973-003的Datasheet PDF文件第227页浏览型号319973-003的Datasheet PDF文件第229页浏览型号319973-003的Datasheet PDF文件第230页浏览型号319973-003的Datasheet PDF文件第231页浏览型号319973-003的Datasheet PDF文件第232页  
Functional Description  
5.21  
Intel® High Definition Audio Overview  
The ICH10’s High Definition Audio (HDA) controller communicates with the external  
codec(s) over the Intel High Definition Audio serial link. The controller consists of a set  
of DMA engines that are used to move samples of digitally encoded data between  
system memory and an external codec(s). The ICH10 implements four output DMA  
engines and 4 input DMA engines. The output DMA engines move digital data from  
system memory to a D-A converter in a codec. ICH10 implements a single Serial Data  
Output signal (HDA_SDOUT) that is connected to all external codecs. The input DMA  
engines move digital data from the A-D converter in the codec to system memory. The  
ICH10 implements four Serial Digital Input signals (HDA_SDI[3:0]) supporting up to  
four codecs.  
Audio software renders outbound and processes inbound data to/from buffers in  
system memory. The location of individual buffers is described by a Buffer Descriptor  
List (BDL) that is fetched and processed by the controller. The data in the buffers is  
arranged in a predefined format. The output DMA engines fetch the digital data from  
memory and reformat it based on the programmed sample rate, bit/sample and  
number of channels. The data from the output DMA engines is then combined and  
serially sent to the external codecs over the Intel High Definition Audio link. The input  
DMA engines receive data from the codecs over the Intel High Definition Audio link and  
format the data based on the programmable attributes for that stream. The data is  
then written to memory in the predefined format for software to process. Each DMA  
engine moves one stream of data. A single codec can accept or generate multiple  
streams of data, one for each A-D or D-A converter in the codec. Multiple codecs can  
accept the same output stream processed by a single DMA engine.  
Codec commands and responses are also transported to and from the codecs using  
DMA engines.  
5.22  
Intel® Active Management Technology (Intel®  
AMT) (Corporate Only)  
Intel Active Management Technology is a set of advanced manageability features  
developed as a direct result of IT customer feedback gained through Intel market  
research. Reducing the Total Cost of Ownership (TCO) through improved asset tracking,  
remote manageability, and fewer desk-side visits were identified as key IT priorities.  
Intel AMT extends the capabilities of existing management solutions by making the  
asset information, remote diagnostics, recovery and contain capabilities always  
available, or Out of Band (OOB), even when the system is in a low-power “off” state or  
the OS is hung.  
Another feature of Intel AMT is System Defense. System Defense is used to stop the  
propagation of worms and viruses. Programmable packet filters in the integrated LAN  
Controller are used to accomplish this. These filters inspect all incoming and all  
outgoing packets and decide whether to block or pass the packets as configured. There  
is no indication to the host that a packet has been blocked or accepted.  
The logic can be used to accept or block reception to host or transmission to network  
paths. Additionally, counter logic can be used to count the number or filter matches for  
a given filter. This feature allows for statistical sampling of connections as well as rate  
limiting of connections.  
228  
Datasheet