欢迎访问ic37.com |
会员登录 免费注册
发布采购

317607-001 参数 Datasheet PDF下载

317607-001图片预览
型号: 317607-001
PDF下载: 下载PDF文件 查看货源
内容描述: Express芯片组 [Express Chipset]
分类和应用:
文件页数/大小: 351 页 / 2481 K
品牌: INTEL [ INTEL ]
 浏览型号317607-001的Datasheet PDF文件第205页浏览型号317607-001的Datasheet PDF文件第206页浏览型号317607-001的Datasheet PDF文件第207页浏览型号317607-001的Datasheet PDF文件第208页浏览型号317607-001的Datasheet PDF文件第210页浏览型号317607-001的Datasheet PDF文件第211页浏览型号317607-001的Datasheet PDF文件第212页浏览型号317607-001的Datasheet PDF文件第213页  
PCI Express* Registers (D1:F0)  
6.1.53  
VC0RSTS—VC0 Resource Status  
B/D/F/Type:  
Address Offset:  
Default Value:  
Access:  
0/1/0/MMR  
11A–11Bh  
0002h  
RO  
16 bits  
Size:  
This register reports the Virtual Channel specific status.  
Bit  
15:2  
1
Access &  
Default  
Description  
Reserved  
RO  
0000h  
VC0 Negotiation Pending (VC0NP):  
RO  
1b  
0 = The VC negotiation is complete.  
1 = The VC resource is still in the process of negotiation (initialization  
or disabling).  
This bit indicates the status of the process of Flow Control initialization.  
It is set by default on Reset, as well as whenever the corresponding  
Virtual Channel is Disabled or the Link is in the DL_Down state. It is  
cleared when the link successfully exits the FC_INIT2 state.  
Before using a Virtual Channel, software must check whether the VC  
Negotiation Pending fields for that Virtual Channel are cleared in both  
Components on a Link.  
0
RO  
0b  
Reserved  
Datasheet  
209