欢迎访问ic37.com |
会员登录 免费注册
发布采购

10AX115U1F45E1SG 参数 Datasheet PDF下载

10AX115U1F45E1SG图片预览
型号: 10AX115U1F45E1SG
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, 1150000-Cell, CMOS, PBGA1932, 45 X 45 MM, ROHS COMPLIANT, FBGA-1932]
分类和应用: 可编程逻辑
文件页数/大小: 110 页 / 1391 K
品牌: INTEL [ INTEL ]
 浏览型号10AX115U1F45E1SG的Datasheet PDF文件第100页浏览型号10AX115U1F45E1SG的Datasheet PDF文件第101页浏览型号10AX115U1F45E1SG的Datasheet PDF文件第102页浏览型号10AX115U1F45E1SG的Datasheet PDF文件第103页浏览型号10AX115U1F45E1SG的Datasheet PDF文件第105页浏览型号10AX115U1F45E1SG的Datasheet PDF文件第106页浏览型号10AX115U1F45E1SG的Datasheet PDF文件第107页浏览型号10AX115U1F45E1SG的Datasheet PDF文件第108页  
A10-DATASHEET  
2015.12.31  
104  
Document Revision History  
Date  
Version  
Changes  
Added –I1S, –I2S, and –E2S speed grades to the following tables:  
Clock Tree Performance for Arria 10 Devices  
DSP Block Performance Specifications for Arria 10 Devices  
Memory Block Performance Specifications for Arria 10 Devices  
High-Speed I/O Specifications for Arria 10 Devices  
Memory Output Clock Jitter Specifications for Arria 10 Devices  
Updated fIN minimum value from 27 MHz to 50 MHz for all speed grades in the Fractional PLL Specifica‐  
tions for Arria 10 Devices table.  
Changed the description for fINPFD to "Input clock frequency to the PFD" in the I/O PLL Specifications for  
Arria 10 Devices table.  
Updated DSP Block Performance Specifications for Arria 10 Devices table for VCC and VCCP at 0.9 V typical  
value. Added DSP specifications for VCC and VCCP at 0.95 V typical value.  
Updated Ibias minimum value from 8 μA to 10 μA and maximum value from 200 μA to 100 μA in the  
External Temperature Sensing Diode Specifications for Arria 10 Devices table.  
Added DPA (soft CDR mode) specifications in High-Speed I/O Specifications for Arria 10 Devices table.  
Added description in POR Specifications section: Power-on reset (POR) delay is defined as the delay  
between the time when all the power supplies monitored by the POR circuitry reach the minimum  
recommended operating voltage to the time when the nSTATUSis released high and your device is ready to  
begin configuration.  
Moved the following timing diagrams to the Configuration, Design Security, and Remote System Upgrades  
in Arria 10 Devices chapter.  
FPP Configuration Timing Waveform When the DCLK-to-DATA[] Ratio is 1  
FPP Configuration Timing Waveform When the DCLK-to-DATA[] Ratio is >1  
AS Configuration Timing Waveform  
PS Configuration Timing Waveform  
Removed the DCLK-to-DATA[] ratio when both encryption and compression are turned on. Added  
description to the table: You cannot turn on encryption and compression at the same time for Arria 10  
devices.  
Arria 10 Device Datasheet  
Send Feedback  
Altera Corporation  
 复制成功!