欢迎访问ic37.com |
会员登录 免费注册
发布采购

10AX115U1F45E1SG 参数 Datasheet PDF下载

10AX115U1F45E1SG图片预览
型号: 10AX115U1F45E1SG
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, 1150000-Cell, CMOS, PBGA1932, 45 X 45 MM, ROHS COMPLIANT, FBGA-1932]
分类和应用: 可编程逻辑
文件页数/大小: 110 页 / 1391 K
品牌: INTEL [ INTEL ]
 浏览型号10AX115U1F45E1SG的Datasheet PDF文件第102页浏览型号10AX115U1F45E1SG的Datasheet PDF文件第103页浏览型号10AX115U1F45E1SG的Datasheet PDF文件第104页浏览型号10AX115U1F45E1SG的Datasheet PDF文件第105页浏览型号10AX115U1F45E1SG的Datasheet PDF文件第107页浏览型号10AX115U1F45E1SG的Datasheet PDF文件第108页浏览型号10AX115U1F45E1SG的Datasheet PDF文件第109页浏览型号10AX115U1F45E1SG的Datasheet PDF文件第110页  
A10-DATASHEET  
2015.12.31  
106  
Document Revision History  
Date  
Version  
Changes  
Made the following changes to the "Transceiver Performance for Arria 10 GT Devices" section.  
Added TX minimum data rate to the "Transmitter and Receiver Data Rate Performance" table.  
Changed the maximum data rate condition for chip-to-chip and backplane in the "Transmitter and  
Receiver Data Rate Performance" table.  
Changed the minimum frequency in the "ATX PLL Performance" table.  
Changed the minimum frequency in the "Fractional PLL Performance" table.  
Changed the minimum frequency in the "CMU PLL Performance" table.  
Added voltage condition to the maximum peak-to-peak diff p-p after configuration and to the VICM specifi‐  
cations in the "Receiver Specifications" table.  
Changed the voltage conditions for VOCM in the "Transmitter Specifications" table.  
Changed the VOD/VCCT Ratios in the "Typical Transmitter VOD Settings" table.  
Added the "Transceiver Clock Network Maximum Data Rate Specifications" table.  
January 2015  
2015.01.23  
Added a note in the "Transceiver Power Supply Operating Conditions" section.  
Made the following changes to the "Reference Clock Specifications" table:  
Added the input reference clock frequency parameters for the CMU PLL, ATX PLL, and fPLL PLL.  
Changed the maximum specification for rise time and fall time.  
Added the VICM (AC and DC coupled) parameters.  
Changed the maximum value for Transmitter REFCLK Phase Noise (622 MHz) when ≥ 1 MHz.  
Changed the Min, Typ, and Max values for the reconfig_clksignal in the "Transceiver Clocks Specifica‐  
tions" table.  
Made the following changes to the "Receiver Specifications" table:  
Added the maximum peak-to-peak differential input voltage after device configuration specifications.  
Changed the minimum specification for the minimum differential eye opening at receiver serial input  
pins parameter.  
Removed the 120-ohm and 150-ohm conditions for the differential on-chip termination resistors  
parameter.  
Added the VICM (AC and DC coupled) parameter.  
Added the Programmable DC Gain parameter.  
Arria 10 Device Datasheet  
Send Feedback  
Altera Corporation  
 复制成功!