欢迎访问ic37.com |
会员登录 免费注册
发布采购

AM186ES-33VIW 参数 Datasheet PDF下载

AM186ES-33VIW图片预览
型号: AM186ES-33VIW
PDF下载: 下载PDF文件 查看货源
内容描述: 8位/ 16位微控制器 [8-Bit/16-Bit Microcontrollers]
分类和应用: 微控制器
文件页数/大小: 154 页 / 1714 K
品牌: INNOVASIC [ INNOVASIC, INC ]
 浏览型号AM186ES-33VIW的Datasheet PDF文件第102页浏览型号AM186ES-33VIW的Datasheet PDF文件第103页浏览型号AM186ES-33VIW的Datasheet PDF文件第104页浏览型号AM186ES-33VIW的Datasheet PDF文件第105页浏览型号AM186ES-33VIW的Datasheet PDF文件第107页浏览型号AM186ES-33VIW的Datasheet PDF文件第108页浏览型号AM186ES-33VIW的Datasheet PDF文件第109页浏览型号AM186ES-33VIW的Datasheet PDF文件第110页  
IA186ES/IA188ES  
Data Sheet  
8-Bit/16-Bit Microcontrollers  
November 15, 2011  
Table 73. Poll Register  
15  
14 13 12 11 10  
9
8
7
6
5
4
3
2
1
0
IREQ  
Reserved  
S4S0  
Bit [15]IREQ Interrupt Request This bit is set to 1 when an interrupt is pending and  
during this state, the S4S0 bits contain valid data.  
Bits [146]Reserved.  
Bit [40]S [40] Poll Status These bits show the interrupt type of the highest  
priority pending interrupt.  
5.1.53 EOI (022h) End-Of-Interrupt Register (Master Mode)  
The In Service flags of the INSERV register are reset when a write is made to the EOI register.  
The interrupt service routine (ISR) should write to the EOI to reset the IS bit, in the INSERV  
register, for the interrupt before executing an IRET instruction than ends an interrupt service  
routine. Because it is the most secure, the specific EOI reset is the preferred method for resetting  
the IS bits. The EOI register is write-only (see Table 74).  
Table 74. End-Of-Interrupt Register  
15  
14 13 12 11 10  
9
8
7
6
5
4
3
2
1
0
NSPEC  
Reserved  
S4S0  
Bit [15]NSPEQ Non-Specific EOI When set to 1, this bit is a non-specific EOI.  
When 0, it indicates the specific EOI.  
Bits [145]Reserved.  
Bit [40]S [40] Source Interrupt Type These bits show the interrupt type of the  
highest priority pending interrupt.  
5.1.54 EOI (022h) Specific End-Of-Interrupt Register (Slave Mode)  
Specific End-Of-Interrupt Register. An In Service flag of a specific priority in the INSERV  
register is reset when a write is made to the EOI register. A three-bit, user-supplied priority-level  
value points to the in-service bit that is to be reset. Writing this value to this register resets the  
specific bit. Because it is the most secure, the specific EOI reset is the preferred method for  
resetting the IS bits. The EOI register is write-only and undefined at reset (see Table 75).  
Table 75. Specific End-Of-Interrupt Register  
15 14 13 12 11 10  
9
0
8
0
7
0
6
0
5
0
4
0
3
0
2
1
0
0
0
0
0
0
0
L2L0  
®
IA211050902-19  
UNCONTROLLED WHEN PRINTED OR COPIED  
http://www.innovasic.com  
Customer Support:  
Page 106 of 154  
1-888-824-4184  
 复制成功!