欢迎访问ic37.com |
会员登录 免费注册
发布采购

TLD7002-16ES 参数 Datasheet PDF下载

TLD7002-16ES图片预览
型号: TLD7002-16ES
PDF下载: 下载PDF文件 查看货源
内容描述: [The TLD7002-16ES is a 16 channel device with integrated and protected output stages. It is designed to control LEDs with a current up to 76.5 mA as linear current sink (LCS). The power stages can be configured in parallel for higher load currents. Each individual power output stage is configured to a 6-bit current set value stored in the OTP. 16 independent and individual PWM configurations can be set. A high-speed lighting interface is used for device OTP programming, configuration, control and]
分类和应用:
文件页数/大小: 82 页 / 3105 K
品牌: INFINEON [ Infineon ]
 浏览型号TLD7002-16ES的Datasheet PDF文件第23页浏览型号TLD7002-16ES的Datasheet PDF文件第24页浏览型号TLD7002-16ES的Datasheet PDF文件第25页浏览型号TLD7002-16ES的Datasheet PDF文件第26页浏览型号TLD7002-16ES的Datasheet PDF文件第28页浏览型号TLD7002-16ES的Datasheet PDF文件第29页浏览型号TLD7002-16ES的Datasheet PDF文件第30页浏览型号TLD7002-16ES的Datasheet PDF文件第31页  
TLD7002-16ES  
Datasheet  
6 Power Stage  
DC_14bit = 16383 * (DC_8bit/255)1/gamma, where gamma is set to 0.4545 and the result is round up away from 0. The  
graphical representation is shown in Figure 7.  
DC_14bit ... duty cycle in 14-bit representation  
DC_8bit ... duty cycle in 8-bit representation  
Figure 7  
Power law - 8-bit to 14-bit  
6.4.5  
PWM phase shif  
The PWM generator provides one global 5-bit PWM phase shif configuration stored in the OTP.  
The phase shif can be enabled or disabled for each power output stage via the OTP.  
In case the phase shif is enabled, OUTn turns on with a delay of tPHS=n * nPSH*1/fPWM, where n=0 to 15.  
In case the phase shif is disabled, OUTn turns on simultaneously with OUTn-1. Both cases are shown in following  
Figure 8.  
The 5-bit phase-shif configuration is related to the 14-bit duty cycle reference from bits 9:5 as shown in table below.  
This results into a phase shif range of nPSH referred to the PWM period.  
Table 11  
bit  
Duty cycle to phase shif bit weight relation  
Duty cycle  
(14-bit)  
Phase shif  
(5-bit)  
bit  
Duty cycle  
(14-bit)  
Phase shif  
(5-bit)  
13  
12  
11  
10  
09  
08  
07  
x
x
x
x
x
x
x
06  
05  
04  
03  
02  
01  
00  
x
x
x
x
x
x
x
x
x
x
x
x
Datasheet  
27  
Rev.1.00  
2022-05-03  
 复制成功!