欢迎访问ic37.com |
会员登录 免费注册
发布采购

SAK-TC399XP-256F300S BC 参数 Datasheet PDF下载

SAK-TC399XP-256F300S BC图片预览
型号: SAK-TC399XP-256F300S BC
PDF下载: 下载PDF文件 查看货源
内容描述: [Infineon releases its second generation AURIX microcontroller in embedded flash 40 nm technology. It comes back with an increase in performance, memory sizes, connectivity and more scalability to address the new automotive trends and challenges. This family has more than 20 products to provide the most scalable portfolio of safety microcontrol­ler. In terms of performance, the highest end product TC39x offers 6 cores running at 300 MHz and up to 6.9 MBytes embedded RAM, and consuming below 2 W. ]
分类和应用:
文件页数/大小: 548 页 / 21256 K
品牌: INFINEON [ Infineon ]
 浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第496页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第497页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第498页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第499页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第501页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第502页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第503页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第504页  
TC39x BC/BD-Step  
Electrical SpecificationSDMMC Interface Timing  
3.28  
SDMMC Interface Timing  
Table 3-66 SDMMC  
Parameter  
Symbol  
Values  
Typ.  
Unit  
Note / Test Condition  
Min.  
Max.  
Clock period Data Transfer  
Mode  
t1 CC  
t2 CC  
20  
-
-
ns  
ns  
push-pull, CL ≤ 30pF,  
V
EXT = 3.3V  
open-drain, CL ≤ 30pF,  
EXT = 3.3V  
Clock period Indentification  
Mode  
-
-
2500  
V
Clock low time  
Clock high time  
t3 CC  
t4 CC  
t5 CC  
6,5  
6,5  
3
-
-
-
-
-
-
ns  
ns  
ns  
CL ≤ 30pF, VEXT = 3.3V  
CL ≤ 30pF, VEXT = 3.3V  
CL ≤ 30pF, VEXT = 3.3V  
Data output valid time before  
rising clock edge  
Data output valid time after  
rising clock edge  
t6 CC  
t7 SR  
t8 SR  
t9 SR  
3
-
-
-
-
-
ns  
ns  
ns  
ns  
CL ≤ 30pF, VEXT = 3.3V  
Data input hold time  
Data Input delay time  
Data Input setup time  
2,5  
-
-
CL ≤ 30pF, VEXT = 3.3V,  
TTL levels  
13,7  
-
CL ≤ 30pF, VEXT = 3.3V,  
TTL levels  
5,2  
CL ≤ 30pF, VEXT = 3.3V,  
TTL levels  
t1  
t3  
t4  
CLK  
t6  
t5  
DATA  
DATA  
Output  
t8  
t9  
t7  
DATA  
DATA  
Input  
Figure 3-24 SDMMC Timing  
Data Sheet  
500  
V 1.2, 2021-03  
OPEN MARKET VERSION  
 复制成功!