TC39x BC/BD-Step
Electrical SpecificationHSCT Parameters
3.26
HSCT Parameters
Table 3-60 HSCT - Rx parasitics and loads
Parameter
Symbol
Values
Typ.
3.5
Unit
Note / Test Condition
Min.
Max.
Capacitance total budget
C
total CC
-
5
pF
Total Budget for
complete receiver
including silicon,
package, pins and
bond wire
Parasitic inductance budget
Htotal CC
-
5
-
nH
Table 3-61 HSCT - Rx/Tx setup timing
Parameter
Symbol
Values
Unit
Note / Test Condition
Min.
Typ.
Max.
60
RX o/p duty cycle
DCrx CC
40
-
-
-
-
-
-
%
Disable time of the LVDS pad
Enable time of the LVDS pad
t
t
LVDSDIS CC
LVDSEN CC
20
ns
ns
ns
ns
-
400
250
0.2
Wakeup time from Sleep Mode tSWU CC
-
Maximum length of a wake-up
glitch that does not wake-up the
receiver
t
WUP CC
-
Bias startup time
t
bias CC
-
5
10
µs
Bias distributor waking
up from power down
and provide stable
Bias.
RX startup time
TX startup time
trxi CC
ttx CC
-
-
-
-
600
280
ns
ns
Wake-up RX from
power down.
Wake-up TX from
power down.
Table 3-62 HSCT
Parameter
Symbol
Values
Unit
Note / Test Condition
Min.
Typ.
Max.
Bit Error Rate based on 20 MHz BER20 CC
reference clock at Slave PLL
side
-
-
10EXP-12
Bit Error Rate based on
20 MHz reference clock
at Slave PLL side
Transistion time from Rx
Disable to Rx Low Speed Mode
t
DISLS CC
-
-
700
ns
Transition time from Rx
Disable to Rx Low
Speed Mode
Data Sheet
495
V 1.2, 2021-03
OPEN MARKET VERSION