欢迎访问ic37.com |
会员登录 免费注册
发布采购

SAK-TC399XP-256F300S BC 参数 Datasheet PDF下载

SAK-TC399XP-256F300S BC图片预览
型号: SAK-TC399XP-256F300S BC
PDF下载: 下载PDF文件 查看货源
内容描述: [Infineon releases its second generation AURIX microcontroller in embedded flash 40 nm technology. It comes back with an increase in performance, memory sizes, connectivity and more scalability to address the new automotive trends and challenges. This family has more than 20 products to provide the most scalable portfolio of safety microcontrol­ler. In terms of performance, the highest end product TC39x offers 6 cores running at 300 MHz and up to 6.9 MBytes embedded RAM, and consuming below 2 W. ]
分类和应用:
文件页数/大小: 548 页 / 21256 K
品牌: INFINEON [ Infineon ]
 浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第491页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第492页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第493页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第494页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第496页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第497页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第498页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第499页  
TC39x BC/BD-Step  
Electrical SpecificationHSCT Parameters  
3.26  
HSCT Parameters  
Table 3-60 HSCT - Rx parasitics and loads  
Parameter  
Symbol  
Values  
Typ.  
3.5  
Unit  
Note / Test Condition  
Min.  
Max.  
Capacitance total budget  
C
total CC  
-
5
pF  
Total Budget for  
complete receiver  
including silicon,  
package, pins and  
bond wire  
Parasitic inductance budget  
Htotal CC  
-
5
-
nH  
Table 3-61 HSCT - Rx/Tx setup timing  
Parameter  
Symbol  
Values  
Unit  
Note / Test Condition  
Min.  
Typ.  
Max.  
60  
RX o/p duty cycle  
DCrx CC  
40  
-
-
-
-
-
-
%
Disable time of the LVDS pad  
Enable time of the LVDS pad  
t
t
LVDSDIS CC  
LVDSEN CC  
20  
ns  
ns  
ns  
ns  
-
400  
250  
0.2  
Wakeup time from Sleep Mode tSWU CC  
-
Maximum length of a wake-up  
glitch that does not wake-up the  
receiver  
t
WUP CC  
-
Bias startup time  
t
bias CC  
-
5
10  
µs  
Bias distributor waking  
up from power down  
and provide stable  
Bias.  
RX startup time  
TX startup time  
trxi CC  
ttx CC  
-
-
-
-
600  
280  
ns  
ns  
Wake-up RX from  
power down.  
Wake-up TX from  
power down.  
Table 3-62 HSCT  
Parameter  
Symbol  
Values  
Unit  
Note / Test Condition  
Min.  
Typ.  
Max.  
Bit Error Rate based on 20 MHz BER20 CC  
reference clock at Slave PLL  
side  
-
-
10EXP-12  
Bit Error Rate based on  
20 MHz reference clock  
at Slave PLL side  
Transistion time from Rx  
Disable to Rx Low Speed Mode  
t
DISLS CC  
-
-
700  
ns  
Transition time from Rx  
Disable to Rx Low  
Speed Mode  
Data Sheet  
495  
V 1.2, 2021-03  
OPEN MARKET VERSION  
 复制成功!