欢迎访问ic37.com |
会员登录 免费注册
发布采购

ICS1531 参数 Datasheet PDF下载

ICS1531图片预览
型号: ICS1531
PDF下载: 下载PDF文件 查看货源
内容描述: 888位MSPS A / D转换器与行同步时钟发生器 [Triple 8-bit MSPS A/D Converters with Line-Locked Clock Generator]
分类和应用: 转换器时钟发生器
文件页数/大小: 76 页 / 525 K
品牌: ICSI [ INTEGRATED CIRCUIT SOLUTION INC ]
 浏览型号ICS1531的Datasheet PDF文件第31页浏览型号ICS1531的Datasheet PDF文件第32页浏览型号ICS1531的Datasheet PDF文件第33页浏览型号ICS1531的Datasheet PDF文件第34页浏览型号ICS1531的Datasheet PDF文件第36页浏览型号ICS1531的Datasheet PDF文件第37页浏览型号ICS1531的Datasheet PDF文件第38页浏览型号ICS1531的Datasheet PDF文件第39页  
ICS1531 Data Sheet - Preliminary  
Chapter 6 Register Set  
6.5.9 Register 08h: Internal Filter  
The Internal Filter Register is used to select values for the internal loop filter.  
Table 6-12. Internal Filter Register  
Bit  
Bit Name  
Bit Definition  
Ac- Spec. Re-  
cess Func.  
set  
08:7 Shunt_Sel  
Shunt (Capacitor) Select.  
R/W  
1
This0b=itSseelleeccttss athneasltiezernoafteth-seizineteshrnuanltfciltaeprascsithour nt capacitor.  
1 = Select the default-size shunt capacitor  
08:6- Res_Sel [2-0]  
08:4  
Resistor Select [2-0].  
These bits are used to select the size of the internal filter’s  
resistor as follows:  
R/W  
7
7
1
{(Value of Res_Sel [2-0] bits) × 4kΩ} + 3kΩ  
Resistor value ≈  
08:3- Cap_Sel [2-0]  
08:1  
Capacitor Select [2-0].  
These bits are used to select the size of the internal filter’s  
capacitor as follows:  
R/W  
R/W  
{(Value of Cap_Sel [2-0] bits) + 1} × 236 pF  
Capacitor value: ≈  
08:0 Fil_Sel  
(Loop) Filter Select.  
This0b=itTsheelelcotospthfieltetyrpiseeoxftleoronpalf.ilter.  
1 = The loop filter is internal (default).  
6.5.10 Register 09h: Reserved  
This register is reserved. (See Section 6.1, “Reserved Bits”.)  
6.5.11 Register 0Ah: Pixel PLL/DPA Reset  
The Pixel PLL/DPA Reset Register is used to reset the pixel PLL and DPA circuits.  
Table 6-13. Register  
Bit  
Bit Name  
Bit Definition  
Ac- Spec. Re-  
cess Func.  
set  
0A:7- Pixel PLL Reset  
0A:4 [3-0]  
Pixel Phase-Locked Loop Reset [3-0].  
Writing 5xh to these bits does the following:  
Resets the pixel phase-locked loop.  
Loads working Regs 01 to 03.  
Write  
N/A  
0A:3- DPA Reset [3-0]  
0A:0  
Dynamic Phase Adjust Reset [3-0].  
Writing xAh to these bits does the following:  
Resets the Dynamic Phase Adjust.  
Loads working Reg 05.  
Write  
N/A  
6.5.12 Register 0Bh-0Fh: Reserved  
These registers are reserved. (See Section 6.1, “Reserved Bits”.)  
ICS1531 Rev N 12/1/99  
December, 1999  
Copyright © 1999, Integrated Circuit Systems, Inc.  
All rights reserved.  
35  
 复制成功!