IBM11D1475B IBM11D2475B
IBM11E1475B IBM11E2475B
1M/2M x 32 Desktop ECC-on-SIMM
Extended Data Out Mode Read Cycle
tRP
tRASP
VIH
tAR
RAS
tCPRH
VIL
tCRP
tHPC
tHCAS
tRCD
tCP
tCP
tRSH
tHCAS
tHCAS
VIH
VIL
CAS
tCSH
tASC
tRAL
tCAH
tASR tRAH
tASC
tCAH
tASC
tCAH
VIH
VIL
Address
Row
Column 1
Column 2
Column N
tRAD
tRCH
tRRH
tWRH
tWRP
tRCS
VIH
VIL
WE
NOTE 1
tWP
tCAC
tCAC
tCPA
tCPA
tOFF
tAA
tAA
tRAC
tAA
tDOH
tDOH
tCAC
tCLZ
VOH
VOL
DOUT
Hi-Z
Data Out 1
Data Out 2
Data Out N
NOTE 1: Implementing WE at RAS time During a Read or Write Cycle is optional.
: “H” or “L”
Doing so will facilitate compatibility with future EDO DRAMs.
©IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.
75H3507
SA14-4343-00
Released 6/96
Page 12 of 22
IBM [ IBM ]
