欢迎访问ic37.com |
会员登录 免费注册
发布采购

GL9701-MXG 参数 Datasheet PDF下载

GL9701-MXG图片预览
型号: GL9701-MXG
PDF下载: 下载PDF文件 查看货源
内容描述: PCI ExpressTM至PCI桥 [PCI ExpressTM to PCI Bridge]
分类和应用: 微控制器和处理器外围集成电路uCs集成电路uPs集成电路PC
文件页数/大小: 75 页 / 1051 K
品牌: GENESYS [ GENESYS LOGIC ]
 浏览型号GL9701-MXG的Datasheet PDF文件第53页浏览型号GL9701-MXG的Datasheet PDF文件第54页浏览型号GL9701-MXG的Datasheet PDF文件第55页浏览型号GL9701-MXG的Datasheet PDF文件第56页浏览型号GL9701-MXG的Datasheet PDF文件第58页浏览型号GL9701-MXG的Datasheet PDF文件第59页浏览型号GL9701-MXG的Datasheet PDF文件第60页浏览型号GL9701-MXG的Datasheet PDF文件第61页  
GL9701 PCI ExpressTM to PCI Bridge  
20  
RWS  
0
Unsupported Request Error Mask  
6.46 Offset 10ch: Uncorrectable Error Severity Register  
Bits  
0
Type  
RWS  
RWS  
RWS  
RWS  
RWS  
RWS  
RWS  
RWS  
RWS  
RWS  
RWS  
Default  
Description  
1
1
0
1
0
0
0
1
1
0
0
Training Error Severity  
4
Data Link Protocol Error Severity  
Poisoned TLP Severity  
12  
13  
14  
15  
16  
17  
18  
19  
20  
Flow Control Protocol Error Severity  
Completion Timeout Error Severity  
Completer Abort Error Severity  
Unexpected Completion Error Severity  
Receiver Overflow Error Severity  
Malformed TLP Severity  
ECRC Error Severity  
Unsupported Request Error Severity  
6.47 Offset 110h: Correctable Error Status Register  
Bits  
0
Type  
Default  
Description  
RW1CS  
RW1CS  
RW1CS  
RW1CS  
RW1CS  
0
0
0
0
0
Receiver Error Status  
Bad TLP Status  
6
7
Bad DLLP Status  
8
REPLAY_NUM Rollover Status  
Replay Timer Timeout Status  
12  
6.48 Offset 114h: Correctable Error Mask Register  
Bits  
Type  
Default  
Description  
©2000-2006 Genesys Logic Inc. - All rights reserved.  
Page 57  
 复制成功!