GL9701 PCI ExpressTM to PCI Bridge
Delayed Transaction Discard Timer Expired
10
RWS
1
Mask
PERR# Assertion Detected Mask
11
12
13
RWS
RWS
RWS
0
1
0
SERR# Assertion Detected Mask
Internal Bridge Error Mask
6.53 Offset 134h: Secondary Uncorrectable Error Severity Register
Bits
0
Type
RWS
RWS
RWS
RWS
RsvdP
RWS
Default
Description
Target-Abort on Split Completion Severity
Master-Abort on Split Completion Severity
Received Target-Abort Severity
Received Master-Abort Severity
Reserved
0
0
0
0
0
0
1
2
3
4
Unexpected Split Completion Error Severity
5
Uncorrectable Split Completion Message Data
Error Severity
6
RWS
1
Uncorrectable Data Error Severity
7
8
9
RWS
RWS
RWS
0
1
1
Uncorrectable Attribute Error Severity
Uncorrectable Address Error Severity
Delayed Transaction Discard Timer Expired
Severity
10
RWS
0
PERR# Assertion Detected Severity
11
12
13
RWS
RWS
RWS
0
1
0
SERR# Assertion Detected Severity
Internal Bridge Error Severity
6.54 Offset 138h: Secondary Error Capabilities and Control Register
Bits
Type
Default
Description
©2000-2006 Genesys Logic Inc. - All rights reserved.
Page 60