欢迎访问ic37.com |
会员登录 免费注册
发布采购

MPC8543EVUAQG 参数 Datasheet PDF下载

MPC8543EVUAQG图片预览
型号: MPC8543EVUAQG
PDF下载: 下载PDF文件 查看货源
内容描述: 的PowerQUICC ™III集成处理器硬件规格 [PowerQUICC™ III Integrated Processor Hardware Specifications]
分类和应用:
文件页数/大小: 144 页 / 1534 K
品牌: FREESCALE [ FREESCALE SEMICONDUCTOR, INC ]
 浏览型号MPC8543EVUAQG的Datasheet PDF文件第79页浏览型号MPC8543EVUAQG的Datasheet PDF文件第80页浏览型号MPC8543EVUAQG的Datasheet PDF文件第81页浏览型号MPC8543EVUAQG的Datasheet PDF文件第82页浏览型号MPC8543EVUAQG的Datasheet PDF文件第84页浏览型号MPC8543EVUAQG的Datasheet PDF文件第85页浏览型号MPC8543EVUAQG的Datasheet PDF文件第86页浏览型号MPC8543EVUAQG的Datasheet PDF文件第87页  
Serial RapidIO
components are included in this requirement. The reference impedance for return loss measurements is
100-Ω resistive for differential return loss and 25-Ω resistive for common mode.
Table 62. Receiver AC Timing Specifications—1.25 GBaud
Range
Characteristic
Symbol
Min
Differential input voltage
Deterministic jitter tolerance
Combined deterministic and random
jitter tolerance
Total jitter tolerance
1
Multiple input skew
Bit error rate
Unit interval
V
IN
J
D
J
DR
J
T
S
MI
BER
UI
200
0.37
0.55
0.65
800
Max
1600
24
10
–12
800
mVp-p
UI p-p
UI p-p
UI p-p
ns
ps
±100 ppm
Measured at receiver
Measured at receiver
Measured at receiver
Measured at receiver
Skew at the receiver input between lanes
of a multilane link
Unit
Notes
Note:
1. Total jitter is composed of three components, deterministic jitter, random jitter, and single frequency sinusoidal jitter. The
sinusoidal jitter may have any amplitude and frequency in the unshaded region of
The sinusoidal jitter component
is included to ensure margin for low frequency jitter, wander, noise, crosstalk, and other variable system effects.
Table 63. Receiver AC Timing Specifications—2.5 GBaud
Range
Characteristic
Symbol
Min
Differential input voltage
Deterministic jitter tolerance
Combined deterministic and random
jitter tolerance
Total jitter tolerance
1
Multiple input skew
Bit error rate
Unit interval
V
IN
J
D
J
DR
J
T
S
MI
BER
UI
200
0.37
0.55
0.65
400
Max
1600
24
10
–12
400
ps
±100 ppm
mVp-p
UI p-p
UI p-p
UI p-p
ns
Measured at receiver
Measured at receiver
Measured at receiver
Measured at receiver
Skew at the receiver input between lanes
of a multilane link
Unit
Notes
Note:
1. Total jitter is composed of three components, deterministic jitter, random jitter, and single frequency sinusoidal jitter. The
sinusoidal jitter may have any amplitude and frequency in the unshaded region of
The sinusoidal jitter component
is included to ensure margin for low frequency jitter, wander, noise, crosstalk, and other variable system effects.
MPC8548E PowerQUICC™ III Integrated Processor Hardware Specifications, Rev. 6
Freescale Semiconductor
83