欢迎访问ic37.com |
会员登录 免费注册
发布采购

MPC8543EVUAQG 参数 Datasheet PDF下载

MPC8543EVUAQG图片预览
型号: MPC8543EVUAQG
PDF下载: 下载PDF文件 查看货源
内容描述: 的PowerQUICC ™III集成处理器硬件规格 [PowerQUICC™ III Integrated Processor Hardware Specifications]
分类和应用:
文件页数/大小: 144 页 / 1534 K
品牌: FREESCALE [ FREESCALE SEMICONDUCTOR, INC ]
 浏览型号MPC8543EVUAQG的Datasheet PDF文件第124页浏览型号MPC8543EVUAQG的Datasheet PDF文件第125页浏览型号MPC8543EVUAQG的Datasheet PDF文件第126页浏览型号MPC8543EVUAQG的Datasheet PDF文件第127页浏览型号MPC8543EVUAQG的Datasheet PDF文件第129页浏览型号MPC8543EVUAQG的Datasheet PDF文件第130页浏览型号MPC8543EVUAQG的Datasheet PDF文件第131页浏览型号MPC8543EVUAQG的Datasheet PDF文件第132页  
System Design Information
Table 81. Package Thermal Characteristics for FC-PBGA (continued)
Characteristic
Die junction-to-case
JEDEC Board
N/A
Symbol
R
θ
JC
Value
0.8
Unit
°C/W
Notes
4
Notes:
1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board)
temperature, ambient temperature, airflow, power dissipation of other components on the board, and board thermal
resistance.
2. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal.
3. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on
the top surface of the board near the package.
4. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method
1012.1). The cold plate temperature is used for the case temperature, measured value includes the thermal resistance of the
interface layer.
20.3
Heat Sink Solution
Every system application has different conditions that the thermal management solution must solve. As
such, providing a recommended heat sink has not been found to be very useful. When a heat sink is chosen,
give special consideration to the mounting technique. Mounting the heat sink to the printed-circuit board
is the recommended procedure using a maximum of 10 lbs force (45 Newtons) perpendicular to the
package and board. Clipping the heat sink to the package is not recommended.
21 System Design Information
This section provides electrical design recommendations for successful application of the MPC8548E.
21.1
System Clocking
This device includes five PLLs, as follows:
1. The platform PLL generates the platform clock from the externally supplied SYSCLK input. The
frequency ratio between the platform and SYSCLK is selected using the platform PLL ratio
configuration bits as described in
2. The e500 core PLL generates the core clock as a slave to the platform clock. The frequency ratio
between the e500 core clock and the platform clock is selected using the e500 PLL ratio
configuration bits as described in
3. The PCI PLL generates the clocking for the PCI bus.
4. The local bus PLL generates the clock for the local bus.
5. There is a PLL for the SerDes block.
21.2
PLL Power Supply Filtering
Each of the PLLs listed above is provided with power through independent power supply pins
(AV
DD
_PLAT, AV
DD
_CORE, AV
DD
_PCI, AV
DD
_LBIU, and AV
DD
_SRDS, respectively). The AV
DD
level should always be equivalent to V
DD
, and preferably these voltages will be derived directly from V
DD
through a low frequency filter scheme such as the following.
MPC8548E PowerQUICC™ III Integrated Processor Hardware Specifications, Rev. 6
128
Freescale Semiconductor