欢迎访问ic37.com |
会员登录 免费注册
发布采购

MPC8543EVUAQG 参数 Datasheet PDF下载

MPC8543EVUAQG图片预览
型号: MPC8543EVUAQG
PDF下载: 下载PDF文件 查看货源
内容描述: 的PowerQUICC ™III集成处理器硬件规格 [PowerQUICC™ III Integrated Processor Hardware Specifications]
分类和应用:
文件页数/大小: 144 页 / 1534 K
品牌: FREESCALE [ FREESCALE SEMICONDUCTOR, INC ]
 浏览型号MPC8543EVUAQG的Datasheet PDF文件第128页浏览型号MPC8543EVUAQG的Datasheet PDF文件第129页浏览型号MPC8543EVUAQG的Datasheet PDF文件第130页浏览型号MPC8543EVUAQG的Datasheet PDF文件第131页浏览型号MPC8543EVUAQG的Datasheet PDF文件第133页浏览型号MPC8543EVUAQG的Datasheet PDF文件第134页浏览型号MPC8543EVUAQG的Datasheet PDF文件第135页浏览型号MPC8543EVUAQG的Datasheet PDF文件第136页  
System Design Information
OV
DD
R
N
SW2
Data
Pad
SW1
R
P
OGND
Figure 60. Driver Impedance Measurement
summarizes the signal impedance targets. The driver impedances are targeted at minimum V
DD
,
nominal OV
DD
, 105°C.
Table 82. Impedance Characteristics
Impedance
R
N
R
P
Local Bus, Ethernet, DUART, Control,
Configuration, Power Management
43 Target
43 Target
PCI
25 Target
25 Target
DDR DRAM
20 Target
20 Target
Symbol
Z
0
Z
0
Unit
W
W
Note:
Nominal supply voltages. See
T
j
= 105°C.
21.8
Configuration Pin Muxing
The MPC8548E provides the user with power-on configuration options which can be set through the use
of external pull-up or pull-down resistors of 4.7 kΩ on certain output pins (see customer visible
configuration pins). These pins are generally used as output only pins in normal operation.
While HRESET is asserted however, these pins are treated as inputs. The value presented on these pins
while HRESET is asserted, is latched when HRESET deasserts, at which time the input receiver is disabled
and the I/O circuit takes on its normal function. Most of these sampled configuration pins are equipped
with an on-chip gated resistor of approximately 20 kΩ. This value should permit the 4.7-kΩ resistor to pull
the configuration pin to a valid logic low level. The pull-up resistor is enabled only during HRESET (and
for platform/system clocks after HRESET deassertion to ensure capture of the reset value). When the input
receiver is disabled the pull-up is also, thus allowing functional operation of the pin as an output with
minimal signal quality or delay disruption. The default value for all configuration bits treated this way has
been encoded such that a high voltage level puts the device into the default state and external resistors are
needed only when non-default settings are required by the user.
Careful board layout with stubless connections to these pull-down resistors coupled with the large value
of the pull-down resistor should minimize the disruption of signal quality or speed for output pins thus
configured.
MPC8548E PowerQUICC™ III Integrated Processor Hardware Specifications, Rev. 6
132
Freescale Semiconductor