欢迎访问ic37.com |
会员登录 免费注册
发布采购

MPC8540CPX667JC 参数 Datasheet PDF下载

MPC8540CPX667JC图片预览
型号: MPC8540CPX667JC
PDF下载: 下载PDF文件 查看货源
内容描述: 集成处理器的硬件规格 [Integrated Processor Hardware Specifications]
分类和应用: 外围集成电路时钟
文件页数/大小: 104 页 / 1354 K
品牌: FREESCALE [ Freescale ]
 浏览型号MPC8540CPX667JC的Datasheet PDF文件第32页浏览型号MPC8540CPX667JC的Datasheet PDF文件第33页浏览型号MPC8540CPX667JC的Datasheet PDF文件第34页浏览型号MPC8540CPX667JC的Datasheet PDF文件第35页浏览型号MPC8540CPX667JC的Datasheet PDF文件第37页浏览型号MPC8540CPX667JC的Datasheet PDF文件第38页浏览型号MPC8540CPX667JC的Datasheet PDF文件第39页浏览型号MPC8540CPX667JC的Datasheet PDF文件第40页  
Local Bus  
9 Local Bus  
This section describes the DC and AC electrical specifications for the local bus interface of the MPC8540.  
9.1 Local Bus DC Electrical Characteristics  
Table 35 provides the DC electrical characteristics for the local bus interface.  
Table 35. Local Bus DC Electrical Characteristics  
Parameter  
Symbol  
Min  
Max  
Unit  
High-level input voltage  
Low-level input voltage  
VIH  
VIL  
IIN  
2
OVDD + 0.3  
V
V
–0.3  
0.8  
5
Input current  
(VIN 1 = 0 V or VIN = VDD  
μA  
)
High-level output voltage  
VOH  
OVDD - 0.2  
V
V
(OVDD = min, IOH = –2 mA)  
Low-level output voltage  
(OVDD = min, IOL = 2 mA)  
VOL  
0.2  
Note:  
1.Note that the symbol VIN, in this case, represents the OVIN symbol referenced in Table 1 and Table 2.  
9.2 Local Bus AC Electrical Specifications  
Table 36 describes the general timing parameters of the local bus interface of the MPC8540 with the DLL  
enabled.  
Table 36. Local Bus General Timing Parameters - DLL Enabled  
Parameter  
Local bus cycle time  
POR Configuration  
Symbol 1  
Min  
Max  
Unit  
Notes  
tLBK  
6.0  
ns  
ps  
2
LCLK[n] skew to LCLK[m] or  
LSYNC_OUT  
tLBKSKEW  
150  
3, 9  
Input setup to local bus clock  
(except LUPWAIT)  
tLBIVKH1  
tLBIVKH2  
tLBIXKH1  
tLBIXKH2  
tLBOTOT  
1.8  
1.7  
0.5  
1.0  
1.5  
ns  
ns  
ns  
ns  
ns  
4, 5, 8  
4, 5  
LUPWAIT input setup to local bus  
clock  
Input hold from local bus clock  
(except LUPWAIT)  
4, 5, 8  
4, 5  
LUPWAIT input hold from local bus  
clock  
LALE output transition to LAD/LDP  
output transition (LATCH hold time)  
6
MPC8540 Integrated Processor Hardware Specifications, Rev. 4  
36  
Freescale Semiconductor  
 复制成功!