欢迎访问ic37.com |
会员登录 免费注册
发布采购

MPC8347ECVVAGDB 参数 Datasheet PDF下载

MPC8347ECVVAGDB图片预览
型号: MPC8347ECVVAGDB
PDF下载: 下载PDF文件 查看货源
内容描述: MPC8347EA的PowerQUICC II Pro整合型主机处理器的硬件规格 [MPC8347EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications]
分类和应用: 外围集成电路PC时钟
文件页数/大小: 99 页 / 727 K
品牌: FREESCALE [ Freescale ]
 浏览型号MPC8347ECVVAGDB的Datasheet PDF文件第75页浏览型号MPC8347ECVVAGDB的Datasheet PDF文件第76页浏览型号MPC8347ECVVAGDB的Datasheet PDF文件第77页浏览型号MPC8347ECVVAGDB的Datasheet PDF文件第78页浏览型号MPC8347ECVVAGDB的Datasheet PDF文件第80页浏览型号MPC8347ECVVAGDB的Datasheet PDF文件第81页浏览型号MPC8347ECVVAGDB的Datasheet PDF文件第82页浏览型号MPC8347ECVVAGDB的Datasheet PDF文件第83页  
Clocking  
3
4
The DDR data rate is 2× the DDR memory bus frequency.  
The local bus frequency is ½, ¼, or 1/8 of the lbiu_clk frequency (depending on LCCR[CLKDIV]) which is in turn 1× or 2× the  
csb_clk frequency (depending on RCWL[LBIUCM]).  
19.1 System PLL Configuration  
The system PLL is controlled by the RCWL[SPMF] parameter. Table 60 shows the multiplication factor  
encodings for the system PLL.  
Table 60. System PLL Multiplication Factors  
RCWL[SPMF]  
System PLL Multiplication Factor  
0000  
0001  
0010  
0011  
0100  
0101  
0110  
0111  
1000  
1001  
1010  
1011  
1100  
1101  
1110  
1111  
× 16  
Reserved  
× 2  
× 3  
× 4  
× 5  
× 6  
× 7  
× 8  
× 9  
× 10  
× 11  
× 12  
× 13  
× 14  
× 15  
As described in Section 19, “Clocking,” the LBIUCM, DDRCM, and SPMF parameters in the reset  
configuration word low and the CFG_CLKIN_DIV configuration input signal select the ratio between the  
primary clock input (CLKIN or PCI_CLK) and the internal coherent system bus clock (csb_clk). Table 61  
MPC8347EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications, Rev. 12  
Freescale Semiconductor  
79