欢迎访问ic37.com |
会员登录 免费注册
发布采购

68HC705JJ7_1 参数 Datasheet PDF下载

68HC705JJ7_1图片预览
型号: 68HC705JJ7_1
PDF下载: 下载PDF文件 查看货源
内容描述: 常规版本规格 [General Release Specification]
分类和应用:
文件页数/大小: 230 页 / 5548 K
品牌: FREESCALE [ Freescale ]
 浏览型号68HC705JJ7_1的Datasheet PDF文件第109页浏览型号68HC705JJ7_1的Datasheet PDF文件第110页浏览型号68HC705JJ7_1的Datasheet PDF文件第111页浏览型号68HC705JJ7_1的Datasheet PDF文件第112页浏览型号68HC705JJ7_1的Datasheet PDF文件第114页浏览型号68HC705JJ7_1的Datasheet PDF文件第115页浏览型号68HC705JJ7_1的Datasheet PDF文件第116页浏览型号68HC705JJ7_1的Datasheet PDF文件第117页  
Freescale Semiconductor, Inc.  
Analog Subsystem  
Analog Control Register  
ICEN  
This is a read/write bit that enables a voltage comparison to trigger the  
input capture register of the programmable timer when the CPF2 flag  
bit is set. Therefore, an A/D conversion could be started by receiving  
an OCF or TOF from the programmable timer and then terminated  
when the voltage on the external ramping capacitor reaches the level  
of the unknown voltage. The time of termination will be stored in the  
16-bit buffer located at $0014 and $0015. This bit is automatically set  
whenever mode 2 or 3 is selected by setting the ATD2 control bit. This  
bit is cleared by a reset of the device.  
1 = Connects the CPF2 flag bit to the timer input capture register  
0 = Connects the PB3/AN3 pin to the timer input capture register  
NOTE: In order for the input capture to occur when the output of comparator 2  
goes high the IEDG bit in the TCR must also be set.  
NOTE: When the ICEN bit is set, the input capture function of the programmable  
timer is not connected to the PB3/AN3/TCAP pin but is driven by the  
CPF2 output flag from comparator 2. To return to capturing times from  
external events, the ICEN bit must first be cleared before the timed event  
occurs.  
CPIE  
This is a read/write bit that enables an analog interrupt when either of  
the CPF1 or CPF2 flag bits is set to a logical one. This bit is cleared  
by a reset of the device.  
1 = Enables analog interrupts when comparator flag bits are set  
0 = Disables analog interrupts when comparator flag bits are set  
NOTE: If both the ICEN and CPIE bits are set they will both generate an interrupt  
by different paths. One will be the programmable timer interrupt due to  
the input capture; and the other will be the analog interrupt due to the  
output of comparator 2 going high. In this case the input capture interrupt  
will be entered first due to its higher priority. The analog interrupt will then  
need to be serviced even if the comparator 2 output has been reset or  
the input capture flag (ICF) has been cleared.  
MC68HC705JJ7/MC68HC705JP7 Rev. 3.0  
General Release Specification  
Analog Subsystem  
For More Information On This Product,  
Go to: www.freescale.com  
 复制成功!