Introduction
VDD
VSS
8
Power Port
Ground Port
Power Port
Ground Port
GPIOB0–7
GPIOD0–5
Dedicated
GPIO
8
6
10*
3
VDDA
VSSA
3
PWMA0-5
ISA0-2
6
3
4
PWMA
Port
VCAPC
VPP
Other
Supply
Ports
2
2
FAULTA0-3
PWMB0-5
ISB0-2
6
3
4
EXTAL
XTAL
PLL
and
Clock
1
1
1
PWMB
Port
56F807
FAULTB0-3
CLKO
SCLK (GPIOE4)
MOSI (GPIOE5)
MISO (GPIOE6)
SS (GPIOE7)
1
1
1
1
A0-A5
A6-7 (GPIOE2-E3)
A8-15 (GPIOA0-A7)
6
2
8
External
Address Bus or
GPIO
SPI Port
or GPIO
External
Data Bus
D0–D15
16
TXD0 (GPIOE0)
RXD0 (GPIOE1)
1
1
SCI0 Port
or GPIO
PS
DS
1
1
1
1
External
Bus Control
SCI1 Port
or GPI0
TXD1 (GPIOD6)
RXD1 (GPIOD7)
1
1
RD
WR
ADCA
Port
ANA0-7
VREF
8
2
8
PHASEA0 (TA0)
PHASEB0 (TA1)
INDEX0 (TA2)
HOME0 (TA3)
PHASEA1 (TB0)
PHASEB1 (TB1)
INDEX1 (TB2)
HOME1 (TB3)
TCK
1
1
1
1
1
1
1
1
1
1
1
1
1
1
Quadrature
Decoder or
Quad Timer A
ADCB
Port
ANB0-7
MSCAN_RX
MSCAN_TX
1
1
CAN
Quadrature
Decoder1 or
Quad Timer B
Quad
Timers
C & D
TC0-1
TD0-3
2
4
TMS
IRQA
1
1
1
1
1
TDI
IRQB
JTAG/OnCE™
Interrupt/
Program
Control
TDO
Port
RESET
RSTO
TRST
EXTBOOT
DE
*includes TCS pin which is reserved for factory use and is tied to VSS
1
Figure 2-1 56F807 Signals Identified by Functional Group
1. Alternate pin functionality is shown in parenthesis.
56F807 Technical Data Technical Data, Rev. 16
Freescale Semiconductor
9