most recent reset source will be indicated if multiple resets occur. If multiple reset sources assert
simultaneously, the highest-precedence source will be indicated. The precedence from highest to lowest is
Power-On Reset, External Reset, COP Loss of Reference Reset, COP Time-Out Reset, and Software
Reset. Power-On Reset is always set during a Power-On Reset; however, Power-On Reset will be cleared
and External Reset will be set if the external reset pin is asserted or remains asserted after the Power-On
Reset has deasserted.
Base + $1
Read
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
COP_ COP_
TOR
0
0
0
0
0
0
0
0
0
SWR
EXTR POR
0
0
LOR
Write
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
RESET
Figure 6-3 SIM Reset Status Register (SIM_RSTAT)
6.3.2.1
Reserved—Bits 15–7
This bit field is reserved. Each bit must be set to 0.
6.3.2.2
Software Reset (SWR)—Bit 6
When set, this bit indicates that the previous system reset occurred as a result of a software reset (written
1 to SWRST bit in the SIM_CTRL register).
6.3.2.3
COP Time-Out Reset (COP_TOR)—Bit 5
When set, this bit indicates that the previous system reset was caused by the Computer Operating Properly
(COP) module signaling a COP time-out reset. If COP_TOR is set as code starts executing, the COP reset
vector in the vector table will be used. Otherwise, the normal reset vector is used.
6.3.2.4
COP Loss of Reference Reset (COP_LOR)—Bit 4
When set, this bit indicates that the previous system reset was caused by the Computer Operating Properly
(COP) module signaling a loss of COP reference clock reset. If COP_LOR is set as code starts executing,
the COP reset vector in the vector table will be used. Otherwise, the normal reset vector is used.
6.3.2.5
External Reset (EXTR)—Bit 3
When set, this bit indicates that the previous system reset was caused by an external reset.
6.3.2.6
Power-On Reset (POR)—Bit 2
This bit is set during a Power-On Reset.
6.3.2.7
Reserved—Bits 1–0
This bit field is reserved. Each bit must be set to 0.
56F8036 Data Sheet, Rev. 6
84
FreescaleSemiconductor