Serial Peripheral Interface (SPI) Timing
SS
(Input)
tC
tF
tELG
tCL
tR
SCLK (CPOL = 0)
(Input)
tCH
tELD
tCL
SCLK (CPOL = 1)
(Input)
tCH
tF
tA
tR
tD
MISO
(Output)
Slave MSB out
Bits 14–1
tDV
Slave LSB out
tDI
tDS
tDI
tDH
MOSI
(Input)
MSB in
Bits 14–1
LSB in
Figure 10-9 SPI Slave Timing (CPHA = 0)
SS
(Input)
tF
tC
tR
tCL
SCLK (CPOL = 0)
(Input)
tCH
tELG
tELD
tCL
SCLK (CPOL = 1)
(Input)
tDV
tCH
tR
tD
Slave LSB out
tDI
LSB in
tA
tF
MISO
Slave MSB out
Bits 14–1
tDV
(Output)
tDS
tDH
MOSI
(Input)
MSB in
Bits 14–1
Figure 10-10 SPI Slave Timing (CPHA = 1)
56F8014 Technical Data, Rev. 9
Freescale Semiconductor
Preliminary
103
FREESCALE [ Freescale ]
