PRELIMINARY
CYW54907
17.5.2 Write-Register Timing
Figure 31 shows the SPI flash extended and quad write-register timing.
Note: Regarding Figure 31:
1. All write-register commands except Write Lock Register are supported.
2. The waveform must be extended for each protocol: to 23 for extended and five for quad.
3. A Write Nonvolatile Configuration Register operation requires data being sent starting from the least significant byte.
Figure 31. SPI Flash Write-Register Timing
0
7
8
9
10
11
12
13
14
15
Extended
C
LSB
LSB
DQ0
Command
DIN
DIN
DIN
DIN
DIN
DIN
DIN
DIN
DIN
MSB
MSB
0
1
2
3
Quad
C
LSB
LSB
DQ[3:0]
Command
DIN
DIN
DIN
Document Number: 002-19312 Rev. *C
Page 83 of 95
CYPRESS [ CYPRESS ]
