欢迎访问ic37.com |
会员登录 免费注册
发布采购

RS8953BEPJ 参数 Datasheet PDF下载

RS8953BEPJ图片预览
型号: RS8953BEPJ
PDF下载: 下载PDF文件 查看货源
内容描述: 高比特率数字用户线( HDSL )信道单元 [High-Bit-Rate Digital Subscriber Line (HDSL) channel unit]
分类和应用: 电信集成电路
文件页数/大小: 173 页 / 1229 K
品牌: CONEXANT [ CONEXANT SYSTEMS, INC ]
 浏览型号RS8953BEPJ的Datasheet PDF文件第40页浏览型号RS8953BEPJ的Datasheet PDF文件第41页浏览型号RS8953BEPJ的Datasheet PDF文件第42页浏览型号RS8953BEPJ的Datasheet PDF文件第43页浏览型号RS8953BEPJ的Datasheet PDF文件第45页浏览型号RS8953BEPJ的Datasheet PDF文件第46页浏览型号RS8953BEPJ的Datasheet PDF文件第47页浏览型号RS8953BEPJ的Datasheet PDF文件第48页  
3.0 Circuit Descriptions  
RS8953B/8953SPB  
3.2 PCM Channel  
HDSL Channel Unit  
3.2.2.1 Receive  
Synchronization  
The Receive Multiframe Sync (RMSYNC) output can be programmed to mark  
any bit position within the receive multiframe and does not affect RSER  
alignment with respect to the PCM 6 ms frame. Figure 3-11 shows the phase  
offset between PCM 6 ms sync and RMSYNC for various bit and frame delay  
values [RFRAME_LOC and RMF_LOC; addr 0xC3-C5]. The RS8953B does not  
search receive data for T1, E1, or other specific framing patterns and must always  
infer PCM receive frame timing from the master HDSL channels RSYNC  
reference. When transmit PCM frames are synchronously mapped, the system can  
program fixed receive delay values for RFRAME_LOC and RMF_LOC so that  
RMSYNC marks the desired RSER bit position. For unframed or asynchronously  
mapped applications, the RMSYNC output can be ignored, or the remote system  
can measure transmit phase offset and communicate the necessary phase  
displacement to the central site.  
Figure 3-11. PCM Receive Sync Timing  
PCM 6ms  
RSER Bit 0, Frame 0  
RSER Bit 0, Frame 1  
0
1
2
3
4
0
1
2
3
4
RSER  
RFRAME_LOC = 1, RMF_LOC = 0  
RMSYNC  
RMSYNC  
RMSYNC  
RFRAME_LOC = 2, RMF_LOC = 0  
RFRAME_LOC = 5, RMF_LOC = 0  
RFRAME_LOC = 1, RMF_LOC = 1  
RMSYNC  
RMSYNC  
RMSYNC  
RFRAME_LOC = 2, RMF_LOC = 1  
RFRAME_LOC = 5, RMF_LOC = 1  
3.2.2.2 Receive  
Combination Table  
RSER data output for each PCM timeslot is supplied from one of seven data  
sources via programmed assignments in the receive Combination Table  
[COMBINE_TBL; addr 0xEE]. RSER can be supplied by payload bytes from one  
of three HDSL receive channels, from fixed 8-bit patterns from one of three Data  
Bank Registers [DBANK1–3; addr DC–DE] or from groomed Channel  
Associated Signaling (CAS) from the Receive Signaling Table [RSIG_TBL; addr  
0xF2]. The receive combination table contains up to 64 table entries  
corresponding to RSER timeslot destinations and each table entry selects one of  
seven data sources. The first PCM timeslot destination (counting from timeslot 0)  
that selects a particular HDSL channels payload byte receives the first payload  
byte mapped into the RFIFO from that particular HDSL channels payload block,  
regardless of whether PCM is synchronously mapped. Asynchronously mapped  
data is reconstructed into a serial PCM bit stream which maintains bit sequence  
integrity, provided that the entire PCM channel is formed from combined payload  
bytes. Each receive combination table entry also selects whether the associated  
data is copied to the BER meter for test pattern examination.  
3-12  
Conexant  
N8953BDSB  
 
 复制成功!