欢迎访问ic37.com |
会员登录 免费注册
发布采购

CX28395-19 参数 Datasheet PDF下载

CX28395-19图片预览
型号: CX28395-19
PDF下载: 下载PDF文件 查看货源
内容描述: 四核/ X16 /八路T1 / E1 / J1成帧器 [Quad/x16/Octal?T1/E1/J1 Framers]
分类和应用: 电信集成电路
文件页数/大小: 305 页 / 1863 K
品牌: CONEXANT [ CONEXANT SYSTEMS, INC ]
 浏览型号CX28395-19的Datasheet PDF文件第212页浏览型号CX28395-19的Datasheet PDF文件第213页浏览型号CX28395-19的Datasheet PDF文件第214页浏览型号CX28395-19的Datasheet PDF文件第215页浏览型号CX28395-19的Datasheet PDF文件第217页浏览型号CX28395-19的Datasheet PDF文件第218页浏览型号CX28395-19的Datasheet PDF文件第219页浏览型号CX28395-19的Datasheet PDF文件第220页  
3.0 Registers  
CX28394/28395/28398  
3.16 System Bus Registers  
Quad/x16/OctalT1/E1/J1 Framers  
3.16 System Bus Registers  
0D0—System Bus Interface Configuration (SBI_CR)  
7
6
5
4
3
2
1
0
X2CLK  
SBI_OE  
EMF  
EMBED  
SBI[3]  
SBI[2]  
SBI[1]  
SBI[0]  
X2CLK  
Enable Times 2 Clocks—X2CLK modifies the number of RSB/TSB clock cycles used to  
clock a single data bit onto RSB and TSB. When X2CLK is active, two RSBCKI/TSBCKI  
clock cycles occur for each RPCMO, RSIGO, SIGFRZ, TPCMI, and TSIGI bit. But the  
FSYNC and MSYNC signals remain at the full 1x RSBCKI/TSBCKI clock rate.  
0 = RSB/TSB signals at RSBCKI/TSBCKI  
1 = Two SBCKI clock cycles per SBI bit (except FSYNC and MSYNC).  
SBI_OE  
Enable System Bus Outputs—Places RPCMO, RSIGO, RINDO, and SIGFRZ output buffers  
under the control of the RSB timebase. SBI_OE also places the TINDO output buffer under  
the control of TSB timebase. Inactive (low) forces SBI output buffers to a high-impedance  
state. Power on and RESET [addr 001] force SBI_OE to an inactive state to avoid bus  
contention on devices sharing system bus connections.  
0 = SBI outputs forced to high-impedance state  
1 = SBI outputs controlled by respective RSB or TSB timebase  
EMF  
Embedded Framing—During T1 mode, EMF controls placement of T1 framing bits on  
RPCMO and sampling of T1 framing bits from TPCMI according to the selected embedded  
framing format. EMF supports system buses that carry T1 frames but operate above T1 line  
rate. EMF allows the system bus to transport and maintain 193-bit frame integrity as T1 data is  
passed through RSLIP and/or TSLIP buffers.  
0 = G.802 embedded format  
1 = Reserved embedded format  
EMBED  
EMBED instructs the transmit framer (refer to [TABORT; addr 071]) to align the TX timebase  
with respect to the frame and multiframe alignment embedded in the transmit line rate data  
output from TSLIP (TXDATA). EMBED is required during applications that bypass frame  
formatter [TFRM; addr 072] or Sa-bits [TMAN; addr 074]. If TSLIP is enabled, EMBED is  
inactive, and overhead is bypassed, TX timebase is not guaranteed to align to TXDATA, and  
bypassed overhead cannot reliably pass through TSLIP. EMBED is applicable to all system bus  
modes.  
EMBED  
T1/E1N  
Embedded Framing Mode  
Transmit framer searches TPCMI  
TS0 embedded; search TXDATA  
G.802 embedded; search TXDATA  
0
1
1
X
0
1
NOTE(S): Embedded F-bits reach TX output only if frame formatter [TFRM; addr 072]  
is in bypass or transparent mode.  
3-94  
Conexant  
100054E  
 复制成功!