欢迎访问ic37.com |
会员登录 免费注册
发布采购

CS51313GDR16 参数 Datasheet PDF下载

CS51313GDR16图片预览
型号: CS51313GDR16
PDF下载: 下载PDF文件 查看货源
内容描述: CPU同步降压控制器能够实现多线性稳压器 [Synchronous CPU Buck Controller Capable of Implementing Multiple Linear Regulators]
分类和应用: 稳压器控制器
文件页数/大小: 20 页 / 249 K
品牌: CHERRY [ CHERRY SEMICONDUCTOR CORPORATION ]
 浏览型号CS51313GDR16的Datasheet PDF文件第12页浏览型号CS51313GDR16的Datasheet PDF文件第13页浏览型号CS51313GDR16的Datasheet PDF文件第14页浏览型号CS51313GDR16的Datasheet PDF文件第15页浏览型号CS51313GDR16的Datasheet PDF文件第16页浏览型号CS51313GDR16的Datasheet PDF文件第18页浏览型号CS51313GDR16的Datasheet PDF文件第19页浏览型号CS51313GDR16的Datasheet PDF文件第20页  
Application Information :continued  
point:  
VDAC(MIN)-VDC(MIN)  
VDROOP(TYP)  
=
.
RSENSE(MIN) = RSENSE(TYP) × 0.79,  
1+RDROOP(TOLERANCE)  
Example: for a 450MHz Pentium®II, the DC accuracy spec  
is 1.93 < VCC(CORE) < 2.07V, and the AC accuracy spec is  
1.9V < VCC(CORE) < 2.1V. The CS51313 DAC output voltage  
is +2.001V < VDAC < +2.049V. In order not to exceed the  
DC accuracy spec, the voltage drop developed across the  
resistor must be calculated as follows:  
RSENSE(MAX) = RSENSE(TYP) × 1.21,  
VTH(MIN)  
77mV  
16A  
RSENSE(MAX)  
=
=
= 4.8m.  
ICL(MIN)  
We select,  
[VDAC(MIN)-VDC (MIN)  
]
VDROOP(TYP)  
=
=
1+RDROOP(TOLERANCE)  
RSENSE(TYP) = 3.3m.  
We calculate the range of load currents that will cause the  
internal current sense comparator to detect an overload  
condition.  
+2.001V-1.93V  
= 71mV.  
1.21  
With the CS51313 DAC accuracy being 1%, the internal  
error amplifier’s reference voltage is trimmed so that the  
output voltage will be 25mV high at no load. With no load,  
there is no DC drop across the resistor, producing an out-  
put voltage tracking the error amplifier output voltage,  
including the offset. When the full load current is deliv-  
ered, a drop of -50mV is developed across the resistor.  
Therefore, the regulator output is pre-positioned at 25mV  
above the nominal output voltage before a load turn-on.  
The total voltage drop due to a load step is V-25mV and  
the deviation from the nominal output voltage is 25mV  
smaller than it would be if there was no droop resistor.  
Similarly at full load the regulator output is pre-positioned  
at 25mV below the nominal voltage before a load turn-off.  
the total voltage increase due to a load turn-off is V-25mV  
and the deviation from the nominal output voltage is  
25mV smaller than it would be if there was no droop resis-  
tor. This is because the output capacitors are pre-charged  
to a value that is either 25mV above the nominal output  
voltage before a load turn-on or, 25mV below the nominal  
output voltage before a load turn-off .  
Nominal Current Limit Setpoint  
From the overcurrent detection data in the electrical char-  
acteristics table:  
VTH(TYP) = 86mV,  
VTH(TYP)  
RSENSE(NOM)  
86mV  
3.3mΩ  
ICL(NOM)  
=
=
= 26A.  
Maximum Current Limit Setpoint  
From the overcurrent detection data in the electrical char-  
acteristics table:  
VTH(MAX) = 101mV,  
VTH(MAX)  
RSENSE(MIN)  
VTH(MAX)  
ICL(MAX)  
=
=
RSENSE(NOM) × 0.79  
Obviously, the larger the voltage drop across the droop  
resistor (the larger the resistance), the worse the DC and  
load regulation, but the better the AC transient response.  
101mV  
3.3m× 0.79  
=
= 38.7A.  
Current Limit  
Therefore, the range of load currents that will cause the  
internal current sense comparator to detect an overload  
condition through a 3.3membedded PCB trace is:  
19.3A < ICL < 38.7A, with 26A being the nominal overload  
condition.  
The current limit setpoint has to be higher than the normal  
full load current. Attention has to be paid to the current  
rating of the external power components as these are the  
first to fail during an overload condition. The MOSFET  
continuous and pulsed drain current rating at a given case  
temperature has to be accounted for when setting the cur-  
rent limit trip point.  
Temperature curves on MOSFET manufacturers’ data  
sheets allow the designer to determine the MOSFET drain  
current at a particular VGS and TJ (junction temperature).  
This, in turn, will assist the designer to set a proper current  
limit, without causing device breakdown during an over-  
load condition.  
Design Rules for Using a Droop Resistor  
The basic equation for laying an embedded resistor is:  
L
L
R
AR = ρ ×  
or R = ρ ×  
,
A
(W × t)  
where  
Let’s assume the full CPU load is 16A. The internal  
current sense comparator current limit voltage limits are:  
77mV < VTH < 101mV. Also, there is a 21% total variation  
in RSENSE as discussed in the previous section.  
A= W × t = cross-sectional area;  
ρ= the copper resistivity (µ-mil);  
L= length (mils);  
We compute the value of the current sensing element  
(embedded PCB trace) for the minimum current limit set-  
W = width (mils);  
t = thickness (mils).  
17