欢迎访问ic37.com |
会员登录 免费注册
发布采购

CS51313GDR16 参数 Datasheet PDF下载

CS51313GDR16图片预览
型号: CS51313GDR16
PDF下载: 下载PDF文件 查看货源
内容描述: CPU同步降压控制器能够实现多线性稳压器 [Synchronous CPU Buck Controller Capable of Implementing Multiple Linear Regulators]
分类和应用: 稳压器控制器
文件页数/大小: 20 页 / 249 K
品牌: CHERRY [ CHERRY SEMICONDUCTOR CORPORATION ]
 浏览型号CS51313GDR16的Datasheet PDF文件第9页浏览型号CS51313GDR16的Datasheet PDF文件第10页浏览型号CS51313GDR16的Datasheet PDF文件第11页浏览型号CS51313GDR16的Datasheet PDF文件第12页浏览型号CS51313GDR16的Datasheet PDF文件第14页浏览型号CS51313GDR16的Datasheet PDF文件第15页浏览型号CS51313GDR16的Datasheet PDF文件第16页浏览型号CS51313GDR16的Datasheet PDF文件第17页  
Application Information: continued  
The designer must also verify that the inductor value  
yields reasonable inductor peak and valley currents (the  
inductor current is a triangular waveform):  
ICIN(RMS)  
IRIPPLE  
NCIN  
=
,
where  
CIN = number of input capacitors;  
ICIN(RMS) = total input RMS current;  
IRIPPLE = input capacitor ripple current rating (specified  
in manufacturer’s data sheets).  
The total input capacitor ESR needs to be determined in  
order to calculate the power dissipation of the input capac-  
itors:  
IL  
N
IL(PEAK) = IOUT  
+
,
2
where  
IL(PEAK) = inductor peak current;  
OUT = load current;  
IL = inductor ripple current.  
I
ESRCAP  
NCIN  
ESRCIN  
=
,
IL  
IL(VALLEY) = IOUT  
,
2
where  
ESRCIN = total input capacitor ESR;  
ESRCAP = maximum ESR per capacitor (specified in  
manufacturer’s data sheets);  
NCIN = number of input capacitors.  
Once the total ESR of the input capacitors is known, the  
input capacitor ripple voltage can be determined using the  
formula:  
where IL(VALLEY) = inductor valley current.  
Given the requirements of an application such as a buck  
converter, it is found that a toroid powdered iron core is  
quite suitable due to its low cost, low core losses at the  
switching frequency, and low EMI.  
Step 5: Selection of the Input Capacitors  
V
CIN(RMS) = ICIN(RMS) × ESRCIN,  
These components must be selected and placed carefully to  
yield optimal results. Capacitors should be chosen to pro-  
vide acceptable ripple on the input supply lines. A key  
specification for input capacitors is their ripple current rat-  
ing. The input capacitor should also be able to handle the  
where  
VCIN(RMS) = input capacitor RMS voltage;  
ICIN(RMS) = total input RMS current;  
ESRCIN = total input capacitor ESR.  
input RMS current IIN(RMS)  
.
The designer must determine the input capacitor power  
loss in order to ensure there isn’t excessive power dissipa-  
tion through these components. The following formula is  
used:  
The combination of the input capacitors CIN discharges  
during the on-time.  
The input capacitor discharge current is given by:  
PCIN(RMS) = ICIN(RMS)2 × ESRCIN  
ICINDIS(RMS)  
=
(IL(PEAK)2 + (IL(PEAK) × IL(VALLEY)) + IL(VALLEY)2 × D  
where  
,
PCIN(RMS) = input capacitor RMS power dissipation;  
ICIN(RMS) = total input RMS current;  
ESRCIN = total input capacitor ESR.  
3
where  
ICINDIS(RMS) = input capacitor discharge current;  
I
L(PEAK) = inductor peak current;  
Step 6: Selection of the Input Inductor  
IL(VALLEY) = inductor valley current.  
CIN charges during the off-time, the average current  
through the capacitor over one switching cycle is zero:  
A CPU switching regulator, such as the one in a buck  
topology, must not disturb the primary +5V supply. One  
method of achieving this is by using an input inductor and  
a bypass capacitor. The input inductor isolates the +5V  
supply from the noise generated in the switching portion  
of the microprocessor buck regulator and also limits the  
inrush current into the input capacitors upon power up.  
The inductor’s limiting effect on the input current slew rate  
becomes increasingly beneficial during load transients. The  
worst case is when the CPU load changes from no load to  
full load (load step), a condition under which the highest  
voltage change across the input capacitors is also seen by  
the input inductor. The inductor successfully blocks the  
ripple current while placing the transient current require-  
ments on the input bypass capacitor bank, which has to  
initially support the sudden load change.  
D
ICIN(CH) = ICIN(DIS)  
×
,
1 D  
where  
ICIN(CH) = input capacitor charge current;  
ICIN(DIS) = input capacitor discharge current;  
D = Duty Cycle.  
The total Input RMS current is:  
ICIN(RMS)  
=
(ICIN(DIS)2 × D) + (ICIN(CH)2 × (1 D))  
The number of input capacitors required is then deter-  
mined by:  
The minimum inductance value for the input inductor is  
therefore:  
13  
 复制成功!