欢迎访问ic37.com |
会员登录 免费注册
发布采购

PCM1796 参数 Datasheet PDF下载

PCM1796图片预览
型号: PCM1796
PDF下载: 下载PDF文件 查看货源
内容描述: 24位192 kHz的采样高级分段音频立体声数字模拟转换器 [24BIT 192 KHZ SAMPLING ADVANCED SEGMENT AUDIO STEREO DIGITAL TO ANALOG CONVERTER]
分类和应用: 转换器
文件页数/大小: 57 页 / 508 K
品牌: BB [ BURR-BROWN CORPORATION ]
 浏览型号PCM1796的Datasheet PDF文件第25页浏览型号PCM1796的Datasheet PDF文件第26页浏览型号PCM1796的Datasheet PDF文件第27页浏览型号PCM1796的Datasheet PDF文件第28页浏览型号PCM1796的Datasheet PDF文件第30页浏览型号PCM1796的Datasheet PDF文件第31页浏览型号PCM1796的Datasheet PDF文件第32页浏览型号PCM1796的Datasheet PDF文件第33页  
ꢀ ꢁꢂ ꢃ ꢄꢅ ꢆ  
www.ti.com  
SLES100 − DECEMBER 2003  
OPE: DAC Operation Control  
This bit is available for read and write.  
Default value: 0  
OPE = 0  
OPE = 1  
DAC operation enabled (default)  
DAC operation disabled  
The OPE bit is used to enable or disable the analog output for both channels. Disabling the analog outputs forces  
them to the bipolar zero level (BPZ) even if audio data is present on the input.  
DFMS: Stereo DF Bypass Mode Select  
This bit is available for read and write.  
Default value: 0  
DFMS = 0  
DFMS = 1  
Monaural (default)  
Stereo input enabled  
The DFMS bit is used to enable stereo operation in DF bypass mode. In the DF bypass mode, when DFMS is set  
to 0, the pin for the input data is DATA (pin 5) only, therefore the PCM1796 operates as a monaural DAC. When DFMS  
is set to 1, the PCM1796 can operate as a stereo DAC with inputs of L-channel and R-channel data on ZEROL (pin 1)  
and ZEROR (pin 2), respectively.  
FLT: Digital Filter Rolloff Control  
This bit is available for read and write.  
Default value: 0  
FLT = 0  
FLT = 1  
Sharp rolloff (default)  
Slow rolloff  
The FLT bit is used to select the digital filter rolloff characteristic. The filter responses for these selections are shown  
in the TYPICAL PERFORMANCE CURVES section of this data sheet.  
INZD: Infinite Zero Detect Mute Control  
This bit is available for read and write.  
Default value: 0  
INZD = 0  
INZD = 1  
Infinite zero detect mute disabled (default)  
Infinite zero detect mute enabled  
The INZD bit is used to enable or disable the zero detect mute function. Setting INZD to 1 forces muted analog outputs  
to hold a bipolar zero level when the PCM1796 detects a zero condition in both channels. The infinite zero detect  
mute function is not available in the DSD mode.  
B15 B14 B13 B12 B11 B10  
Register 20 R/W  
B9  
B8  
B7  
B6  
B5  
B4  
B3  
B2  
B1  
B0  
0
0
1
0
1
0
0
RSV SRST DSD DFTH MONO CHSL OS1  
OS0  
R/W: Read/Write Mode Select  
When R/W = 0, a write operation is performed.  
When R/W = 1, a read operation is performed.  
Default value: 0  
29  
 复制成功!