SYMBOL
DESCRIPTION
XIN Clock Frequency
MIN
0.5
NOM
MAX
2.5
UNITS
MHz
ns
fXIN
tXIN
t2
1
XIN Clock Period
400
2000
XIN Clock High
0.4 • tXIN
0.4 • tXIN
ns
t3
XIN Clock LOW
ns
t4
Internal Serial Clock HIGH
2 • tXIN
2 • tXIN
ns
t5
Internal Serial Clock LOW
ns
t6
Data In Valid to Internal SCLK Falling Edge (Setup)
Internal SCLK Falling Edge to Data In Not Valid (Hold)
Data Out Valid to Internal SCLK Falling Edge (Setup)
Internal SCLK Falling Edge to Data Out Not Valid (Hold)
External Serial Clock HIGH
40
20
ns
t7
ns
t8
2 • tXIN –25
2 • tXIN
5 • tXIN
5 • tXIN
40
ns
t9
ns
t10
t11
t12
t13
t14
t15
t16
ns
External Serial Clock LOW
ns
Data In Valid to External SCLK Falling Edge (Setup)
External SCLK Falling Edge to Data In Not Valid (Hold)
Data Out Valid to External SCLK Falling Edge (Setup)
External SCLK Falling Edge to Data Out Not Valid (Hold)
ns
20
ns
tXIN –40
4 • tXIN
ns
ns
Falling Edge of DRDY to First SCLK Rising Edge
(Mode, CS Tied LOW)
12 • tXIN
10 • tXIN
6 • tXIN
ns
t17
t18
t19
t20
t21
Falling Edge of Last SCLK for INSR to Rising Edge of First
SCLK for Register Data (Master Mode)
ns
ns
Falling Edge of Last SCLK for Register Data to Rising Edge
of DRDY (Master Mode)
Falling Edge of Last SCLK for INSR to Rising Edge of First
SCLK for Register Data (Slave Mode)
13 • tXIN
8 • tXIN
3 • tXIN
ns
ns
Falling Edge of Last SCLK for Register Data to Rising Edge
of DRDY (Slave Mode)
10 • tXIN
ns
Falling Edge of DRDY to Falling Edge of CS (Master and
Slave Mode)
ns
t22
t23
Falling Edge of CS to Rising Edge of SCLK (Master Mode)
10 • tXIN
2 • tXIN
12 • tXIN
ns
ns
Rising Edge of DRDY to Rising Edge of CS (Master and
Slave Mode)
t24
t25
Falling Edge of CS to Rising Edge of SCLK (Slave Mode)
11 • tXIN
6 • tXIN
4 • tXIN
ns
ns
Falling Edge of Last SCLK for INSR to SDIO Tri-state
(Master Mode)
4 • tXIN
4 • tXIN
t26
t27
SDIO as Output to Rising Edge of First SCLK for Register
Data (Master and Slave Modes)
ns
ns
Falling Edge of Last SCLK for INSR to SDIO Tri-state
(Slave Mode)
8 • tXIN
t28
t29
SDIO Tri-state Time (Master and Slave Modes)
2 • tXIN
2 • tXIN
ns
ns
Falling Edge of Last SCLK for Register Data to SDIO Tri-State
(Master Mode)
t30
Falling Edge of Last SCLK for Register Data to SDIO
Tri-state (Slave Mode)
6 • tXIN
ns
t31
t32
t33
t34
DRDY Fall Time
DRDY Rise Time
30
30
ns
ns
ns
ns
Minimum DSYNC LOW Time
21 • tXIN
10
DSYNC Valid HIGH to Falling Edge of XIN (for Exact
Synchronization of Multiple Converters Only)
t35
t36
t37
t38
Falling Edge of XIN to DSYNC Not Valid LOW (for Exact
Synchronization of Multiple Converters Only)
10
ns
ns
ns
ns
Falling Edge of Last SCLK for Register Data to Rising Edge
of First SCLK of next INSR (Slave Mode, CS Tied LOW)
41 • tXIN
22 • tXIN
11 • tXIN
Rising Edge of CS to Falling Edge of CS (Slave Mode,
Using CS)
Falling Edge of DRDY to First SCLK
Rising Edge (Slave Mode, CS Tied LOW)
TABLE XV. Digital Timing Characteristics.
®
23
ADS1212, 1213
BB [ BURR-BROWN CORPORATION ]
