欢迎访问ic37.com |
会员登录 免费注册
发布采购

ATMEGA169PV 参数 Datasheet PDF下载

ATMEGA169PV图片预览
型号: ATMEGA169PV
PDF下载: 下载PDF文件 查看货源
内容描述: 微控制器,带有16K字节的系统内可编程闪存 [Microcontroller with 16K Bytes In-System Programmable Flash]
分类和应用: 闪存微控制器
文件页数/大小: 390 页 / 3485 K
品牌: ATMEL [ ATMEL ]
 浏览型号ATMEGA169PV的Datasheet PDF文件第137页浏览型号ATMEGA169PV的Datasheet PDF文件第138页浏览型号ATMEGA169PV的Datasheet PDF文件第139页浏览型号ATMEGA169PV的Datasheet PDF文件第140页浏览型号ATMEGA169PV的Datasheet PDF文件第142页浏览型号ATMEGA169PV的Datasheet PDF文件第143页浏览型号ATMEGA169PV的Datasheet PDF文件第144页浏览型号ATMEGA169PV的Datasheet PDF文件第145页  
ATmega169P  
Figure 16-3. Output Compare Unit, Block Diagram  
DATA BUS  
OCRnx  
TCNTn  
= (8-bit Comparator )  
OCFnx (Int.Req.)  
top  
bottom  
Waveform Generator  
OCnx  
FOCn  
WGMn1:0  
COMnx1:0  
The OCR2A Register is double buffered when using any of the Pulse Width Modulation (PWM)  
modes. For the Normal and Clear Timer on Compare (CTC) modes of operation, the double  
buffering is disabled. The double buffering synchronizes the update of the OCR2A Compare  
Register to either top or bottom of the counting sequence. The synchronization prevents the  
occurrence of odd-length, non-symmetrical PWM pulses, thereby making the output glitch-free.  
The OCR2A Register access may seem complex, but this is not case. When the double buffer-  
ing is enabled, the CPU has access to the OCR2A Buffer Register, and if double buffering is  
disabled the CPU will access the OCR2A directly.  
16.4.1  
Force Output Compare  
In non-PWM waveform generation modes, the match output of the comparator can be forced by  
writing a one to the Force Output Compare (FOC2A) bit. Forcing compare match will not set the  
OCF2A Flag or reload/clear the timer, but the OC2A pin will be updated as if a real compare  
match had occurred (the COM2A1:0 bits settings define whether the OC2A pin is set, cleared or  
toggled).  
16.4.2  
16.4.3  
Compare Match Blocking by TCNT2 Write  
All CPU write operations to the TCNT2 Register will block any compare match that occurs in the  
next timer clock cycle, even when the timer is stopped. This feature allows OCR2A to be initial-  
ized to the same value as TCNT2 without triggering an interrupt when the Timer/Counter clock is  
enabled.  
Using the Output Compare Unit  
Since writing TCNT2 in any mode of operation will block all compare matches for one timer clock  
cycle, there are risks involved when changing TCNT2 when using the Output Compare unit,  
independently of whether the Timer/Counter is running or not. If the value written to TCNT2  
equals the OCR2A value, the compare match will be missed, resulting in incorrect waveform  
generation. Similarly, do not write the TCNT2 value equal to BOTTOM when the counter is  
downcounting.  
141  
8018A–AVR–03/06  
 复制成功!