欢迎访问ic37.com |
会员登录 免费注册
发布采购

ATMEGA169PV 参数 Datasheet PDF下载

ATMEGA169PV图片预览
型号: ATMEGA169PV
PDF下载: 下载PDF文件 查看货源
内容描述: 微控制器,带有16K字节的系统内可编程闪存 [Microcontroller with 16K Bytes In-System Programmable Flash]
分类和应用: 闪存微控制器
文件页数/大小: 390 页 / 3485 K
品牌: ATMEL [ ATMEL ]
 浏览型号ATMEGA169PV的Datasheet PDF文件第138页浏览型号ATMEGA169PV的Datasheet PDF文件第139页浏览型号ATMEGA169PV的Datasheet PDF文件第140页浏览型号ATMEGA169PV的Datasheet PDF文件第141页浏览型号ATMEGA169PV的Datasheet PDF文件第143页浏览型号ATMEGA169PV的Datasheet PDF文件第144页浏览型号ATMEGA169PV的Datasheet PDF文件第145页浏览型号ATMEGA169PV的Datasheet PDF文件第146页  
The setup of the OC2A should be performed before setting the Data Direction Register for the  
port pin to output. The easiest way of setting the OC2A value is to use the Force Output Com-  
pare (FOC2A) strobe bit in Normal mode. The OC2A Register keeps its value even when  
changing between Waveform Generation modes.  
Be aware that the COM2A1:0 bits are not double buffered together with the compare value.  
Changing the COM2A1:0 bits will take effect immediately.  
16.5 Compare Match Output Unit  
The Compare Output mode (COM2A1:0) bits have two functions. The Waveform Generator  
uses the COM2A1:0 bits for defining the Output Compare (OC2A) state at the next compare  
match. Also, the COM2A1:0 bits control the OC2A pin output source. Figure 16-4 shows a sim-  
plified schematic of the logic affected by the COM2A1:0 bit setting. The I/O Registers, I/O bits,  
and I/O pins in the figure are shown in bold. Only the parts of the general I/O Port Control Regis-  
ters (DDR and PORT) that are affected by the COM2A1:0 bits are shown. When referring to the  
OC2A state, the reference is for the internal OC2A Register, not the OC2A pin.  
Figure 16-4. Compare Match Output Unit, Schematic  
COMnx1  
Waveform  
Generator  
COMnx0  
FOCnx  
D
Q
1
0
OCnx  
Pin  
OCnx  
D
Q
PORT  
D
Q
DDR  
clkI/O  
The general I/O port function is overridden by the Output Compare (OC2A) from the Waveform  
Generator if either of the COM2A1:0 bits are set. However, the OC2A pin direction (input or out-  
put) is still controlled by the Data Direction Register (DDR) for the port pin. The Data Direction  
Register bit for the OC2A pin (DDR_OC2A) must be set as output before the OC2A value is vis-  
ible on the pin. The port override function is independent of the Waveform Generation mode.  
The design of the Output Compare pin logic allows initialization of the OC2A state before the  
output is enabled. Note that some COM2A1:0 bit settings are reserved for certain modes of  
operation. See ”8-bit Timer/Counter Register Description” on page 153.  
142  
ATmega169P  
8018A–AVR–03/06  
 复制成功!