欢迎访问ic37.com |
会员登录 免费注册
发布采购

AT90PWM3B-16SU 参数 Datasheet PDF下载

AT90PWM3B-16SU图片预览
型号: AT90PWM3B-16SU
PDF下载: 下载PDF文件 查看货源
内容描述: 8位微控制器具有8K字节的系统内可编程闪存 [8-bit Microcontroller with 8K Bytes In-System Programmable Flash]
分类和应用: 闪存微控制器
文件页数/大小: 361 页 / 6022 K
品牌: ATMEL [ ATMEL ]
 浏览型号AT90PWM3B-16SU的Datasheet PDF文件第184页浏览型号AT90PWM3B-16SU的Datasheet PDF文件第185页浏览型号AT90PWM3B-16SU的Datasheet PDF文件第186页浏览型号AT90PWM3B-16SU的Datasheet PDF文件第187页浏览型号AT90PWM3B-16SU的Datasheet PDF文件第189页浏览型号AT90PWM3B-16SU的Datasheet PDF文件第190页浏览型号AT90PWM3B-16SU的Datasheet PDF文件第191页浏览型号AT90PWM3B-16SU的Datasheet PDF文件第192页  
Figure 18-4. Frame Formats  
FRAME  
[5]  
(IDLE)  
St  
0
1
2
3
4
[6]  
[7]  
[8]  
[P] Sp1 [Sp2] (St / IDLE)  
St  
(n)  
P
Start bit, always low.  
Data bits (0 to 8).  
Parity bit. Can be odd or even.  
Stop bit, always high.  
Sp  
IDLE No transfers on the communication line (RxD or TxD). An IDLE line must be  
high.  
The frame format used by the USART is set by the UCSZ2:0, UPM1:0 and USBS bits in UCSRB  
and UCSRC. The Receiver and Transmitter use the same setting. Note that changing the setting  
of any of these bits will corrupt all ongoing communication for both the Receiver and Transmitter.  
The USART Character SiZe (UCSZ2:0) bits select the number of data bits in the frame. The  
USART Parity mode (UPM1:0) bits enable and set the type of parity bit. The selection between  
one or two stop bits is done by the USART Stop Bit Select (USBS) bit. The Receiver ignores the  
second stop bit. An FE (Frame Error) will therefore only be detected in the cases where the first  
stop bit is zero.  
18.4.2  
Parity Bit Calculation  
The parity bit is calculated by doing an exclusive-or of all the data bits. If odd parity is used, the  
result of the exclusive or is inverted. The relation between the parity bit and data bits is as  
follows:  
P
P
= d  
= d  
⊕ … ⊕ d d d d 0  
⊕ … ⊕ d d d d 1  
3 2 1 0  
even  
n 1  
n 1  
3 2 1 0  
odd  
Peven Parity bit using even parity  
Podd  
Parity bit using odd parity  
Data bit n of the character  
dn  
If used, the parity bit is located between the last data bit and first stop bit of a serial frame.  
18.5 USART Initialization  
The USART has to be initialized before any communication can take place.  
The configuration between the USART or EUSART mode should be done before any other  
configuration.  
The initialization process normally consists of setting the baud rate, setting frame format and  
enabling the Transmitter or the Receiver depending on the usage.  
For interrupt driven USART operation, the Global Interrupt Flag should be cleared (and inter-  
rupts globally disabled) when doing the initialization.  
Before doing a re-initialization with changed baud rate or frame format, be sure that there are no  
ongoing transmissions during the period the registers are changed. The TXC flag can be used to  
check that the Transmitter has completed all transfers, and the RXC flag can be used to check  
188  
AT90PWM2/3/2B/3B  
4317J–AVR–08/10  
 复制成功!