Revision 3.03 – May 25, 2007
S1220 – SONET/SDH/ATM Quad OC-3/12
with Clock Data Recovery (CDR)
Advance Data Sheet
MDIO REGISTER MAPPING
Table 11. MDIO Register Mapping & Default Values
Reset
Value
Addr.
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
0x00
SDPOL
0
OUTMODE
0
Reserved
0
Reserved
0
PLEB
RATESEL
REFSEL1
0
REFSEL0
0
Default from
RX155EN pin
Default from OR
of RATESEL[3:0]
RW
RW
RW
RO
RW
RW
RW
RW
0X01
CLVDS
PECLB
CDCBIAS
CACEN
Reserved
XLVDSPECLB
XDCBIAS
XACEN
Reserved
Default from
0
1
0
Default from
0
1
0
TSCLKOOFF pin
TSCLKOOFF pin
RW
RX155EN
0
RW
Reserved
0
RW
Reserved
0
RO
Reserved
0
RW
Reserved
0
RW
Reserved
0
RW
TSCLKOFF
1
RO
COREOFF
0
0x02
RW
RW
RW
RW
RO
RW
RW
RW
0x03
0x04
0x05
0x06
Reserved
Reserved
Reserved
Reserved
0
Reserved
Reserved
Reserved
Reserved
0
Reserved
Reserved
Reserved
Reserved
0
Reserved
Reserved
Reserved
Reserved
0
Reserved
Reserved
Reserved
Reserved
0
Reserved
Reserved
Reserved
Reserved
0
Reserved
Reserved
Reserved
Reserved
0
Reserved
Reserved
Reserved
Reserved
0
00
RO
RW
RW
RW
RW
RW
RW
RW
0x07
Reserved
0
Reserved
0
Reserved
0
MII_ADDR4
MII_ADDR3
MII_ADDR2
MII_ADDR1
MII_ADDR0
Default from
SERCLKOFF /
MII_ADDR4 pin
Default from
REFSEL0 /
MII_ADDR3 pin
Default from
DCBIAS /
MII_ADDR2 pin
Default from
COROFFB /
MII_ADDR1 pin
Default from
COROFFA/
MII_ADDR0 pin
RO
Reserved
0
RO
RO
Reserved
1
RW
TSDEN0
1
RW
RW
RW
Reserved
1
RW
COREOFF0
0
0x08
LLEB0
SERCLKOFF0
1
RATESEL0
Default from
Default from
RX155EN pin
RATESEL0 pin
RW
RW
Reserved
1
RW
RW
Reserved
0
RW
RW
Reserved
0
RW
RW
0x09
0x0A
LCKREFN0
Reserved
Reserved
Reserved
Reserved
1
RW
0
RW
1
1
RW
1
RW
RW
RW
RW
RW
COREOFF1
0
Reserved
0
LLEB1
Reserved
1
TSDEN1
1
SERCLKOFF1
1
RATESEL1
Reserved
1
Default from
Default from
RX155EN pin
RATESEL1 pin
RW
RW
Reserved
1
RW
RW
Reserved
0
RW
RW
Reserved
0
RW
RW
0x0B
0x0C
LCKREFN1
Reserved
Reserved
Reserved
Reserved
1
RW
0
RW
1
1
RW
1
RW
RW
RW
RW
RW
COREOFF2
0
Reserved
0
LLEB2
Reserved
1
TSDEN2
1
SERCLKOFF2
1
RATESEL2
Reserved
1
Default from
Default from
RX155EN pin
RATESEL2 pin
RW
RW
RW
RW
RW
RW
RW
RW
18
DS2018
AMCC Confidential and Proprietary