Revision 3.03 – May 25, 2007
S1220 – SONET/SDH/ATM Quad OC-3/12
with Clock Data Recovery (CDR)
Advance Data Sheet
Table 11. MDIO Register Mapping & Default Values (Continued)
Reset
Value
Addr.
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
0x1C
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
1
1
1
1
1
1
1
1
RO
RO
RO
RO
RO
RO
RO
RW
0x1D
0x1E
0x1F
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
1
RW
1
1
1
RW
1
RW
1
RW
1
RW
1
RW
RW
RW
Reserved
0
Reserved
Reserved
Reserved
0
Reserved
0
Reserved
0
Reserved
0
Reserved
0
0
RO
0
RO
RW
RW
RW
RW
RW
RW
Reserved
0
Reserved
0
Reserved
0
Reserved
0
Reserved
0
Reserved
0
Reserved
0
Reserved
0
RW
RW
RW
RW
RW
RW
RW
RW
Note: Do not change the rest values for the reserve bits. These bits should not change in write operation.
MII protocol allows write of whole words and not just a single bits.
RO: Read Only
RW: Read and Write
RC: Read and Clear
20
DS2018
AMCC Confidential and Proprietary
AMCC [ APPLIED MICRO CIRCUITS CORPORATION ]
