Arria GX Architecture
Figure 2–62. Global and Regional Clock Connections from Center Clock Pins and Fast PLL Outputs Note (1)
C0
C1
C2
C3
CLK0
CLK1
Fast
PLL 1
Logic Array
Signal Input
To Clock
Network
C0
C1
C2
C3
Fast
PLL 2
CLK2
CLK3
RCLK0
RCLK2
RCLK4
RCLK6
RCLK5 RCLK7
GCLK0
GCLK1
GCLK2
GCLK3
RCLK1
RCLK3
Note to Figure 2–62:
(1) The global or regional clocks in a fast PLL's quadrant can drive the fast PLL input. A dedicated clock input pin or
other PLL must drive the global or regional source. The source cannot be driven by internally generated logic before
driving the fast PLL.
Altera Corporation
May 2008
2–91
Arria GX Device Handbook, Volume 1