欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP1AGX50DF780C6 参数 Datasheet PDF下载

EP1AGX50DF780C6图片预览
型号: EP1AGX50DF780C6
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, 50160 CLBs, 640MHz, PBGA780, 29 X 29 MM, 1 MM PITCH, FBGA-780]
分类和应用: 现场可编程门阵列可编程逻辑LTE时钟
文件页数/大小: 296 页 / 3505 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP1AGX50DF780C6的Datasheet PDF文件第95页浏览型号EP1AGX50DF780C6的Datasheet PDF文件第96页浏览型号EP1AGX50DF780C6的Datasheet PDF文件第97页浏览型号EP1AGX50DF780C6的Datasheet PDF文件第98页浏览型号EP1AGX50DF780C6的Datasheet PDF文件第100页浏览型号EP1AGX50DF780C6的Datasheet PDF文件第101页浏览型号EP1AGX50DF780C6的Datasheet PDF文件第102页浏览型号EP1AGX50DF780C6的Datasheet PDF文件第103页  
Arria GX Architecture  
Figure 2–62. Global and Regional Clock Connections from Center Clock Pins and Fast PLL Outputs Note (1)  
C0  
C1  
C2  
C3  
CLK0  
CLK1  
Fast  
PLL 1  
Logic Array  
Signal Input  
To Clock  
Network  
C0  
C1  
C2  
C3  
Fast  
PLL 2  
CLK2  
CLK3  
RCLK0  
RCLK2  
RCLK4  
RCLK6  
RCLK5 RCLK7  
GCLK0  
GCLK1  
GCLK2  
GCLK3  
RCLK1  
RCLK3  
Note to Figure 2–62:  
(1) The global or regional clocks in a fast PLL's quadrant can drive the fast PLL input. A dedicated clock input pin or  
other PLL must drive the global or regional source. The source cannot be driven by internally generated logic before  
driving the fast PLL.  
Altera Corporation  
May 2008  
2–91  
Arria GX Device Handbook, Volume 1  
 复制成功!