Chapter 1: Overview for Cyclone V Device Family
1–7
Cyclone V Family Plan
Table 1–7 lists the Cyclone V SE, SX, and ST package plan that shows the FPGA GPIO
and HPS I/O counts, the maximum number of transceivers available, and the vertical
migration capability for each device package and density.
Table 1–7. Package Plan for Cyclone V SE, SX, and ST Devices—Preliminary (1)
U484 U672
F896
(31 mm)
(19 mm) (23 mm)
Device
GPIO
66
66
66
66
—
—
—
—
—
XCVR
—
HPS I/O
161
161
161
161
—
GPIO
124
124
124
124
124
124
124
—
XCVR
—
—
—
—
6
HPS I/O
188
188
188
188
188
188
188
—
GPIO
—
XCVR
—
—
—
—
—
9
HPS I/O
—
5CSEA2
5CSEA4
—
—
—
5CSEA5
—
288
288
—
188
188
—
5CSEA6
—
5CSXC4 (2)
5CSXC5 (2)
5CSXC6 (2)
5CSTD5 (3)
5CSTD6 (3)
Notes to Table 1–7:
—
—
—
6
288
288
288
288
188
188
188
188
—
—
6
9
—
—
—
—
9
—
—
—
—
9
(1) The arrows indicate the package vertical migration capability. You can also migrate your design across device densities in the same packaging
option if the devices have the same dedicated pins, configuration pins, and power pins.
(2) The transceiver counts listed are for 3-Gbps transceivers.
(3) The transceiver counts listed are for 5-Gbps transceivers.
1
To verify the pin migration compatibility, use the Pin Migration View window in the
Quartus II software Pin Planner.
f
For more information about the verifying the pin migration compatibility, refer to the
“I/O Management” chapter in the Quartus II Handbook.
February 2012 Altera Corporation
Cyclone V Device Handbook
Volume 1: Device Overview and Datasheet