1–6
Chapter 1: Overview for Cyclone V Device Family
Cyclone V Family Plan
Table 1–5. Maximum Resource Counts for Cyclone V SX and ST Devices—Preliminary (Part 2 of 2)
Cyclone V SX Device
Cyclone V ST Device
Resource
PCIe Hard IP Block
5CSXC4
5CSXC5
5CSXC6
5CSTD5
5CSTD6
2
2
2
2
2
FPGA Memory Controller
HPS Memory Controller
ARM Cortex-A9 MPCore Processor
Note to Table 1–5:
1
1
1
1
1
1
1
1
1
1
Dual-core
Dual-core
Dual-core
Dual-core
Dual-core
(1) The maximum FPGA fractional PLLs listed include FPGA general purpose PLLs and transceiver PLLs.
Table 1–6 lists the Cyclone V E, GX, and GT package plan that shows the GPIO count,
the maximum number of transceivers available, and the vertical migration capability
for each device package and density.
Table 1–6. Package Plan for Cyclone V E, GX, and GT Devices—Preliminary (1)
F256 U324 U484 F484
F672
(27 mm)
F896
(31 mm)
F1152
(35 mm)
(17 mm) (15 mm) (19 mm) (23 mm)
Device
5CEA2
5CEA4
144
144
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
176
176
—
—
—
—
—
—
3
288
288
272
240
—
—
—
—
—
—
3
288
288
272
240
224
208
240
240
240
224
240
240
224
—
—
—
—
—
3
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
560
—
—
560
—
—
—
—
—
—
6
—
—
—
—
—
—
—
9
—
—
—
—
—
—
—
—
12
—
—
12
5CEA5
—
—
5CEA7
—
336
336
—
480
448
—
5CEA9
—
5CGXC3 (2)
5CGXC4 (2)
5CGXC5 (2)
5CGXC7 (2)
5CGXC9 (2)
5CGTD5 (3)
5CGTD7 (3)
5CGTD9 (3)
Notes to Table 1–6:
112
—
208
224
224
240
—
—
—
—
—
—
—
—
6
6
336
336
336
336
368
336
336
—
—
6
6
6
—
—
6
6
9
480
448
—
—
—
6
6
9
12
—
9
—
240
240
—
6
6
—
6
6
9
480
448
—
—
6
9
12
(1) The arrows indicate the package vertical migration capability. You can also migrate your design across device densities in the same packaging
option if the devices have the same dedicated pins, configuration pins, and power pins.
(2) The transceiver counts listed are for 3-Gbps transceivers.
(3) The transceiver counts listed are for 5-Gbps transceivers.
Cyclone V Device Handbook
February 2012 Altera Corporation
Volume 1: Device Overview and Datasheet