欢迎访问ic37.com |
会员登录 免费注册
发布采购

EVAL-AD5940BIOZ 参数 Datasheet PDF下载

EVAL-AD5940BIOZ图片预览
型号: EVAL-AD5940BIOZ
PDF下载: 下载PDF文件 查看货源
内容描述: [High Precision, Impedance, and Electrochemical Front End]
分类和应用:
文件页数/大小: 130 页 / 1952 K
品牌: ADI [ ADI ]
 浏览型号EVAL-AD5940BIOZ的Datasheet PDF文件第50页浏览型号EVAL-AD5940BIOZ的Datasheet PDF文件第51页浏览型号EVAL-AD5940BIOZ的Datasheet PDF文件第52页浏览型号EVAL-AD5940BIOZ的Datasheet PDF文件第53页浏览型号EVAL-AD5940BIOZ的Datasheet PDF文件第55页浏览型号EVAL-AD5940BIOZ的Datasheet PDF文件第56页浏览型号EVAL-AD5940BIOZ的Datasheet PDF文件第57页浏览型号EVAL-AD5940BIOZ的Datasheet PDF文件第58页  
AD5940  
Data Sheet  
ADC CIRCUIT REGISTERS  
Table 41. ADC Control Registers Summary  
Address  
Name  
Description  
Reset  
Access  
0x00002044  
0x00002074  
0x00002078  
0x0000207C  
0x00002080  
0x00002084  
0x000020D0  
0x00002174  
0x000021A8  
0x000021F0  
0x0000238C  
ADCFILTERCON  
ADCDAT  
ADC output filters configuration register  
ADC raw result register  
0x00000301  
0x00000000  
0x00000000  
0x00000000  
0x00000000  
0x00000000  
0x00000090  
0x00000000  
0x00000000  
0x00000160  
R/W  
R/W  
R/W  
R/W  
R/W  
R/W  
R/W  
R/W  
R/W  
R/W  
DFTREAL  
DFT result, real device register  
DFT result, imaginary device register  
Sinc2 filter result register  
DFTIMAG  
SINC2DAT  
TEMPSENSDAT  
DFTCON  
Temperature sensor result register  
DFT configuration register  
TEMPSENS  
ADCCON  
Temperature sensor configuration register  
ADC configuration register  
REPEATADCCNV  
ADCBUFCON  
Repeat ADC conversion control register  
ADC buffer configuration register  
0x005F3D00 R/W  
ADC Output Filters Configuration Register—ADCFILTERCON  
Address 0x00002044, Reset: 0x00000301, Name: ADCFILTERCON  
Table 42. Bit Descriptions for ADCFILTERCON Register  
Bits  
Bit Name  
Settings Description  
Reset Access  
[31:19] Reserved  
Reserved.  
0x0  
0x0  
R
18  
17  
16  
DFTCLKENB  
DFT clock enable.  
Enable.  
Disable.  
0
1
DACWAVECLKENB  
SINC2CLKENB  
DAC wave clock enable.  
Enable.  
Disable.  
0x0  
0x0  
0
1
Sinc2 filter clock enable.  
Enable.  
Disable.  
0
1
[15:14] AVRGNUM  
These bits set the number of samples used by the averaging function. The average 0x0  
output is fed directly to the DFT block and the DFT source is automatically  
changed to the average output. The AVRGEN bit must be set to 1 to use these  
bits.  
R/W  
0
1
2 ADC samples used for the average function.  
4 ADC samples used for the average function.  
10 8 ADC samples used for the average function.  
11 16 ADC samples used for the average function.  
Sinc3 filter oversampling rate.  
[13:12] SINC3OSR  
0x0  
R/W  
Oversampling rate of 5. Use this setting for the 160 kHz sinc3 filter output  
update rate and when the ADC update rate is 800 kSPS (default).  
Oversampling rate of 4. Use this setting for the 400 kHz sinc3 filter output  
update rate and when the ADC update rate is 1.6 MSPS. High power option.  
0
1
Oversampling rate of 2. Use this setting for the 400 kHz sinc3 filter output  
10 update rate and when the ADC update rate is 800 kSPS.  
Oversampling rate of 5. Use this setting for the 160 kHz sinc3 filter output  
11 update rate and when the ADC update rate is 800 kSPS.  
[11:8]  
SINC2OSR  
Sinc2 oversampling rate (OSR).  
0x3  
R/W  
0
1
22 samples for this OSR setting.  
44 samples for this OSR setting.  
10 89 samples for this OSR setting.  
11 178 samples for this OSR setting.  
100 267 samples for this OSR setting.  
101 533 samples for this OSR setting.  
110 640 samples for this OSR setting.  
Rev. 0 | Page 54 of 130  
 
 
 复制成功!