ADSP-BF542/ADSP-BF544/ADSP-BF547/ADSP-BF548/ADSP-BF549
tCWL
ND_CE
tCLEWL
ND_CLE
ND_ALE
tALEWL
tWP
tWC
AWE
tWP
tWHWL
tDWS
tDWH
tDWS
tDWH
ND_DATA
In Figure 25, ND_DATA is ND_D0–D15.
Figure 25. NAND Flash Controller Interface Timing—Data Write Operation
tCRL
tCRH
ND_CE
ND_CLE
ND_ALE
tRP
tRC
ARE
tRP
tRHRL
tDRS
tDRH
tDRS
tDRH
ND_DATA
In Figure 26, ND_DATA is ND_D0–D15.
Figure 26. NAND Flash Controller Interface Timing—Data Read Operation
Rev. C
|
Page 55 of 100
|
February 2010