欢迎访问ic37.com |
会员登录 免费注册
发布采购

PKM32AG-Q 参数 Datasheet PDF下载

PKM32AG-Q图片预览
型号: PKM32AG-Q
PDF下载: 下载PDF文件 查看货源
内容描述: EAGLE是一款多媒体处理器.EAGLE集成了带有DSP特性的32位EISC CPU处理器、H.264解码器、JPEG解码器、2D图像引擎、声音混音器、具有OSD功能的CRT控制器、视频编码器、视频解码接口模块、USB主/从和通用I/O外设接口。 [EAGLE是一款多媒体处理器。EAGLE集成了带有DSP特性的32位EISC CPU处理器、H.264解码器、JPEG解码器、2D图像引擎、声音混音器、具有OSD功能的CRT控制器、视频编码器、视频解码接口模块、USB主/从和通用I/O外设接口。]
分类和应用: 解码器编码器控制器
文件页数/大小: 235 页 / 4257 K
品牌: ETC [ ETC ]
 浏览型号PKM32AG-Q的Datasheet PDF文件第147页浏览型号PKM32AG-Q的Datasheet PDF文件第148页浏览型号PKM32AG-Q的Datasheet PDF文件第149页浏览型号PKM32AG-Q的Datasheet PDF文件第150页浏览型号PKM32AG-Q的Datasheet PDF文件第152页浏览型号PKM32AG-Q的Datasheet PDF文件第153页浏览型号PKM32AG-Q的Datasheet PDF文件第154页浏览型号PKM32AG-Q的Datasheet PDF文件第155页  
Ver 1.3  
PRELIMINARY  
EAGLE  
3.18  
YC Image Capturer  
3.18.1 Description  
YC Image Capturer built inside EAGLE receives an external image (Video Decoder : YCbCr 4:2:2 format ) as input,  
converts the image into YCbCr 4:2:0 format, separates Y(luminance) and C(Chrominance), and stores them (Y and C) into  
user defined frame memory area.  
The internal scaler in EAGLE reads data from memory. Read data goes through Scale Up / Down, RGB Conversion, CSC  
Image Capturer and stored in Frame Buffer ( Image Capture Buffer ) before being displayed.  
This design allows bus occupation rate and access time to be set-up appropriately to maximize the efficiency of Local Bus  
(upper-layer AMBA in EAGLE) for various applications in Multi-Master System.  
3.18.2 Features  
- Selectable Bus Request FIFO Level. ( 16 or 32 Level Request )  
- One FIFO( 64x32 ) for each Y and C signals  
- One memory interface for each Y and C signals  
* Notice !!!  
The input frequency of Dot-Clock should be less than one half of the active frequency of YC Image Capturer Module  
3.18.3 Block Diagram  
Frame Arbiter  
Hand Shake Signal  
Frame Memory  
Hand Shake Signal  
Y FIFO  
Control  
Signal  
YC Image Capturer  
[63:0]X [31:0]  
Dual Port  
Y FIFO  
Data  
Frame  
Memory  
Address  
Y FIFO  
Main Control  
FSM  
Engine  
Dedicated  
DMAC  
&
FIFO Write  
Data  
Control  
Signals  
AHB  
Interface  
C FIFO  
Control  
Signal  
FIFO  
Control  
Signals  
Controller  
YCbCr  
4:2: 2 to4:2:0  
Conversion  
[63:0]X[31:0]  
Dual Port  
C FIFO  
Data  
C FIFO  
Display Related Signals  
Source Resolution  
H / V Sync.,  
Data Enabl,e  
Destination Resolution  
Scale Buffer  
Frame Memory  
Related Signals  
Request, Address, Data  
Dot Cloc,k  
YCbCr4:2: 2 Data  
Figure 3-32 YC Image Capture Engine Block Diagram  
* Y : Luminance Data, C : Chrominance Data  
151  
CONFIDENTIAL  
Beijing Peak Microtech Co.Ltd.  
 复制成功!