a-Si TFT LCD Single Chip Driver
240RGBx320 Resolution and 262K color
ILI9325
7.6. Interface Timing
The following are diagrams of interfacing timing with LCD panel control signals in internal operation and RGB
interface modes.
//
VSYNC
//
HSYNC
DOTCLK
//
ENABLE
//
//
DB[17:0]
FLM
1
2
3
4
5
318 319 320
1
2
3
4
G1
G2
G320
//
S[720:1]
1
2
3
4
5
318 319 320
VCOM
Figure21 Relationship between RGB I/F signals and LCD Driving Signals for Panel
The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed,
reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.
Page 47 of 111
Version: 0.35
ETC [ ETC ]
