RTL8100C & RTL8100CL
Datasheet
MEMAR: Memory Address Register
This register specifies the base memory address for memory accesses to the RTL8100C(L) operational
registers. This register must be initialized prior to accessing any of the RTL8100C(L)’s registers with
memory access.
Table 44. Base Memory Address for Memory Accesses
Bit
31-8 MEM31-8 Base Memory Address.
This is set by software to the base address for the operational register map.
MEMSIZE Memory Size.
These bits return 0, which indicates that the RTL8100C(L) requires 256 bytes of Memory Space.
MEMPF Memory Pre-Fetchable.
Read only. Set to 0 by the RTL8100C(L).
MEMLOC Memory Location Select.
Symbol Description
7-4
3
2-1
Read only. Set to 0 by the RTL8100C(L).
This indicates that the base register is 32-bits wide and can be placed anywhere in the 32-bit memory
space.
0
MEMIN Memory Space Indicator.
Read only. Set to 0 by the RTL8100C(L) to indicate that it is capable of being mapped into memory
space.
SVID: Subsystem Vendor ID
This field will be set to a value corresponding to the PCI Subsystem Vendor ID in the external EEPROM. If
there is no EEPROM, this field will default to a value of 10ECh (Realtek Semiconductor’s PCI Subsystem
Vendor ID).
SMID: Subsystem ID.
This field will be set to a value corresponding to PCI Subsystem ID in the external EEPROM. If there is no
EEPROM, this field will default to a value of 8139h.
BMAR: Bus Master Address Register
This register is disabled in the RTL8100C(L).
ILR: Interrupt Line Register
The Interrupt Line Register is an 8-bit read-only register used to indicate the routing of the interrupt. It is
written by the POST software to set an interrupt line for the RTL8100C(L).
IPR: Interrupt Pin Register (Read Only IPR = 01H)
The Interrupt Pin register is an 8-bit register indicating the interrupt pin used by the RTL8100C(L). The
RTL8100C(L) uses an INTA interrupt pin.
MNGNT: Minimum Grant Timer (Read Only)
Specifies the minimum burst period the RTL8100C(L) needs at a 33MHz clock rate, in units of 1/4
microseconds. This field will be set to a value from the external EEPROM. If there is no EEPROM, this
field will default to a value of 20h.
MXLAT: Maximum Latency Timer (Read Only)
Indicates how long the RTL8100C(L) is allowed access to the PCI bus, in units of 1/4 microseconds. This
field will be set to a value from the external EEPROM. If there is no EEPROM, this field will default to a
value of 20h.
Single-Chip Fast Ethernet Controller
43
Track ID: JATR-1076-21 Rev. 1.06
ETC [ ETC ]
