Z8018x Family
MPU User Manual
214
Table 38. Arithmetic and Logical Instructions (8-bit) (Continued)
Flags
Addressing
Immed Ext Ind Reg RegI Imp Rel Bytes States Operation
7
6
Z
4
2
1
0
Operation
Name
Mnemonics
Op Code
S
H
P/V
N
C
OR
OR g
10 110 g
10 110 110
11 110 110
<m>
S
D
D
D
1
1
2
4
6
6
Ar + gr® Ar
•
•
•
•
•
•
R
R
R
P
P
P
R
R
R
R
R
R
OR (HL)
OR m
S
Ar + (HL) ® Ar
M
S
Ar + m® Ar
OR (IX + d)
OR (IY + d)
11 011 101
10 110 110
<d>
S
S
D
D
3
3
14
14
Ar + (IX + d) ® Ar
•
•
•
•
R
R
P
P
R
R
R
R
M
11 111 101
10 110 110
<d>
Ar + (IY + d) ® Ar
M
SUB
SUB g
10 010 g
10 010 110
11 010 110
<m>
S
D
D
D
1
1
2
4
6
6
Ar-gr® Ar
•
•
•
•
•
•
•
•
•
V
V
V
S
S
S
•
•
•
SUB (HL)
SUB m
S
Ar-(HL) ® Ar
M
S
Ar-m® Ar
SUB (IX + d)
SUB (IY + d)
11 011 101
10 011 110
<d>
S
S
D
D
3
3
14
14
Ar-(IX + d) -c® Ar
•
•
•
•
•
•
V
V
S
S
•
•
M
11 111 101
10 010 110
<d>
Ar-(IY + d) -c® Ar
M
UM005001-ZMP0400
ZILOG [ ZILOG, INC. ]
