Z8018x Family
MPU User Manual
212
Table 38. Arithmetic and Logical Instructions (8-bit) (Continued)
Flags
Addressing
Immed Ext Ind Reg RegI Imp Rel Bytes States Operation
7
6
Z
4
2
1
0
Operation
Name
Mnemonics
Op Code
S
H
P/V
N
C
AND
AND g
10 100 g
10 100 110
11 100 110
<m>
S
D
D
D
1
1
2
4
6
6
Ar*gr® Ar
•
•
•
•
•
•
S
S
S
P
P
P
R
R
R
R
R
R
AND (HL)
AND m
S
Ar*(HL) ® Ar
M
S
Ar*m® Ar
AND (IX + d)
AND (IY + d)
11 011 101
10 100 110
<d>
S
S
D
D
3
3
14
14
Ar*(1X + d)) ® Ar
•
•
•
•
S
S
P
P
R
R
R
R
M
11 111 101
10 100 110
<d>
Ar*(1Y + d)v® Ar
Compare
CP g
10 111 g
10 111 110
11 111 110
<m>
S
D
D
D
1
1
2
4
6
6
Ar-gr
•
•
•
•
•
•
•
•
•
V
V
V
S
S
S
•
•
•
CP (HL)
CP m
S
Ar-(HL)
M
S
Ar-m
CP (IX + d)
CP (IY + d)
11 011 101
10 111 110
<d>
S
S
D
3
3
1
14
14
3
Ar-(IX + d))
M
•
•
·
•
•
·
•
•
S
V
V
·
S
S
S
•
•
·
11 111 101
10 111 110
<d>
D
Ar-(IY + d))
M
Compleme CPL
nt
00 101 111
S/D
Ar® Ar
UM005001-ZMP0400
ZILOG [ ZILOG, INC. ]
