Z8018x Family
MPU User Manual
213
Table 38. Arithmetic and Logical Instructions (8-bit) (Continued)
Flags
Addressing
Immed Ext Ind Reg RegI Imp Rel Bytes States Operation
7
6
Z
4
2
1
0
Operation
Name
Mnemonics
Op Code
S
H
P/V
N
C
DEC
DEC g
00 g 101
00 110 101
11 011 101
00 110 101
<d>
S/D
S/D
S/D
1
1
3
4
gr-1® gr
•
•
•
•
•
•
•
•
•
V
V
V
S
S
S
·
·
·
DEC (HL)
DEC (IX + d)
S/D
10
18
(HL) -1® (HL)
M
M
S/D
S/D
(IX + d)) -I®
M
(IX + d))
M
DEC (IY + d)
11 111 101
00 1101 01
<d>
3
18
(IY + d) -1®
•
•
•
V
S
·
M
(IY + d)
M
INC
INC g
00 g 100
00 110 100
11 011 101
00 110 100
<d>
1
1
3
4
gr + I® gr
•
•
•
•
•
•
•
•
•
V
V
V
R
R
R
·
·
·
INC (HL)
INC (IX + d)
S/D
10
18
(HL) + I® (HL)
M
M
S/D
S/D
(IX + d)) + 1®
M
(1X + d))
M
INC (IY + d)
11 111 101
00 110 100
<d>
3
18
(IY + d)v + 1®
•
•
•
V
R
·
(IY + d)v
MULT
MLT ww**
NEG
11 101 101
2
2
17
6
wwHr® wwLr® wwI
0-Ar® Ar
·
·
·
·
·
·
01 WWI
100
NEGATE
11 101 101
01 000 100
S/D
•
•
•
Y
S
•
UM005001-ZMP0400
ZILOG [ ZILOG, INC. ]
