Z8018x Family
MPU User Manual
216
Table 38. Arithmetic and Logical Instructions (8-bit) (Continued)
Flags
Addressing
Immed Ext Ind Reg RegI Imp Rel Bytes States Operation
7
6
4
2
1
0
Operation
Name
Mnemonics
Op Code
S
Z
H
P/V
N
C
ArÅ + (IY + d)) ® Ar
XOR (IY + d)
11 111 101
10 101 110
<d>
S
D
3
14
•
•
R
P
R
R
M
Table 39. Rotate and Shift Instructions
Flags
2
Addressing
7
6
4
1
0
Operation
Name
State
Immed Ext Ind Reg Regi Imp Rel Bytes s
Mnemonics
Op Code
Operation
S
Z
H
P/V
N
C
Rotate
and
Shift
RL A
RL g
00 010 1111
11 001 011
00 010 g
S/D
1
2
3
7
·
·
R
R
·
R
R
•
•
S/D
•
•
P
Data
C
b7
b0
RL (HL)
11 001 011
00 010 110
11 011 101
11 001 011
<d>
S/D
2
4
13
19
•
•
•
•
R
R
P
P
R
R
•
•
RL (IX + d)
S/D
S/D
00 010 110
11 111 101
11 001 011
<d>
RL (IY + d)
4
19
•
•
R
P
R
•
Ar
b7
b7
b0
b0
(HL)M
00 010 110
00 000 111
11 001 011
00 000 g
RLC A
RLC g
S/D
1
2
3
7
·
·
R
R
·
R
R
•
•
S/D
•
•
P
b7
b0
C
RLC (HL)
11 001 011
00 000 110
S/D
2
13
•
•
R
P
R
•
UM005001-ZMP0400
ZILOG [ ZILOG, INC. ]
