ZL30402
Data Sheet
Address: 14 H
Bit
Name
Functional Description
Default
7-5
4
RSV
Reserved.
000
0
F8odis
F8o Frame Pulse Disable. When set high, this bit tristates the 8 kHz 122 ns
active high framing pulse output.
3
2
1
0
F0odis
F0o Frame Pulse Disable. When set high, this bit tristates the 8 kHz 244 ns
0
0
active low framing pulse output.
F16odis F16o Frame Pulse Disable. When set high, this bit tristates the 8 kHz 61 ns
active low framing pulse output.
C6dis
6.312 MHz Clock Disable. When set high, this bit tristates the 6.312 MHz clock
output.
0
0
C19dis 19.44 MHz Clock Disable. When set high, this bit tristates the 19.44 MHz clock
output.
Table 13 - Clock Disable Register 2 (R/W)
Address: 19 H
Bit Name
Functional Description
Default
7-3
2
RSV
Reserved.
00000
0
MHR
Manual Holdover Release. A change form 0 to 1 on the MHR bit will release the Core
PLL from Auto Holdover to Normal when automatic return from Holdover is disabled
(AHRD is set to 1). This bit is level sensitive and it must be cleared immediately after it
is set to 1 (next write operation). This bit has no effect if AHRD is set to 0.
1
0
AHRD Automatic Holdover Return Disable. When set high, this bit inhibits the Core PLL
from automatically switching back to Normal mode from Auto Holdover state when the
active Acquisition PLL regains lock to input reference. The active Acquisition PLL is the
Acquisition PLL to which the Core PLL is currently connected.
0
0
RSV
Reserved.
Table 14 - Core PLL Control Register (R/W)
25
Zarlink Semiconductor Inc.
ZARLINK [ ZARLINK SEMICONDUCTOR INC ]
