L9216B/H
Preliminary Data Sheet
September 2001
High-Voltage Ringing SLIC with Ground Start
Architecture Diagram
AGND
VCC
BGND VBAT2
VBAT1
VPROG
NSTAT
RTFLT DCOUT
VREF
CURRENT
LIMIT
RING
TRIP
AND
VITR
POWER
INRUSH
CONTROL
B = 20
LOOP
CLOSURE
AAC
1.5 V
BAND-GAP
COMMON-
MODE
CURRENT
DETECTOR
ICM
REFERENCE
TXI
ITR
VTX
RECTIFIER
X1
RGDET
–
(ITR/306)
OUT
AX
VTX
CF2
VREF
+
–
RFT
PT
+1
18 Ω
+
ITR
X1
CF1
VREG
TIP/RING
CURRENT
SENSE
FB2
FB1
–
RCVN
RCVP
ITR
+
–
GAIN
RFR
PR
–1
+
18 Ω
ac INTERFACE
9216B GAIN = 4
9216H GAIN = 1
VREG
PARALLEL
DATA
INTERFACE
RINGING
27.5x
RINGIN
B0 B1 B2
12-3530.i (F)
Figure 1. Architecture Diagram
Agere Systems Inc.
7
ZARLINK [ ZARLINK SEMICONDUCTOR INC ]
