欢迎访问ic37.com |
会员登录 免费注册
发布采购

LE77D112BTC 参数 Datasheet PDF下载

LE77D112BTC图片预览
型号: LE77D112BTC
PDF下载: 下载PDF文件 查看货源
内容描述: [SLIC, 2-4 Conversion, Bipolar, PQFP44, GREEN, TQFP-44]
分类和应用: 电信电信集成电路
文件页数/大小: 23 页 / 367 K
品牌: ZARLINK [ ZARLINK SEMICONDUCTOR INC ]
 浏览型号LE77D112BTC的Datasheet PDF文件第7页浏览型号LE77D112BTC的Datasheet PDF文件第8页浏览型号LE77D112BTC的Datasheet PDF文件第9页浏览型号LE77D112BTC的Datasheet PDF文件第10页浏览型号LE77D112BTC的Datasheet PDF文件第12页浏览型号LE77D112BTC的Datasheet PDF文件第13页浏览型号LE77D112BTC的Datasheet PDF文件第14页浏览型号LE77D112BTC的Datasheet PDF文件第15页  
Le77D11  
Data Sheet  
PIN DESCRIPTIONS  
Pin Name  
Type  
Description  
Analog and digital ground return for VCC circuitry (common to both  
channels).  
AGND  
Ground  
A
1,2 (Tip)  
Output  
Ground  
Output  
Input  
A (Tip) lead power amplifier outputs for channels 1 and 2.  
Supply ground return for power amplifiers on channel 1 and 2.  
B (Ring) lead power amplifier outputs for channels 1 and 2.  
Logic control inputs to control channel 1 state.  
BGND1,2  
B1,2 (Ring)  
C11, C21, C31  
C12, C22, C32  
CFILT1,2  
Input  
Logic control inputs to control channel 2 state.  
Output  
AC coupling pins for 4-wire (VOUT) amplifiers of channels 1 and 2.  
Switching power supply clock input that sets the frequency and  
maximum duty cycle of the switcher (common to both channels).  
CHCLK  
CHS1,2  
Input  
Input  
Compensation nodes for switching power supply channels 1 and 2.  
Fault detect pins for channels 1 and 2. A low indicates a fault for the  
respective channel, which can be triggered by large longitudinal  
current, or ground key.  
F1,2  
Output  
FSET  
Input  
Ramp rate control pin for 85.3 kHz operation.  
Current output equal to the loop current divided by 500. During  
thermal overload, IMT is forced High.  
IMT1,2  
Output  
Voltage sense pins to limit peak current in external switching power  
supply transistors (channels 1 and 2).  
A capacitor tied from these pins to AGND stabilizes the DC feed  
loop, and lowers Idle Channel Noise for channels 1 and 2.  
An optional capacitor tied from these pins to AGND controls the  
reverse polarity slew rate of channels 1 and 2.  
ILS1,2  
Input  
Output  
Output  
LPF1,2  
NPRFILT1,2  
Resistor connection to programmable VDCi pin of Le78D11  
VoSLAC device to set DC feed current limit threshold (ILTH) of each  
channel.  
RDC1,2  
Input  
Base (gate) drive for switching power supply transistor (channels 1  
and 2).  
A nominal 3.3 V power supply for internal VCC circuitry (common  
to both channels).  
SD1,2  
VCC  
Output  
Supply  
High pass inverting summing nodes of the VOUT amplifiers driven  
by the AC current coming from CFILT1 and CFILT2.  
VHP1,2  
Output  
Output  
VOUT1,2  
Analog (4-wire side) VOUT amplifier output.  
Analog (4-wire side) voice or ringing signal inputs. These pins  
multiplex between 4-wire voice input and ringing input depending  
on the programmed state of the Le77D11 VoSLIC device channel.  
VIN1,2  
Input  
A nominal 1.4 V reference supplied by the Le78D11 VoSLAC  
device for internal use (common to both channels).  
Negative regulated power supplies generated by the Le77D11  
VoSLIC device Switching Regulators. (Channels 1 and 2).  
VREF  
Supply  
Supply  
VREG1,2  
A positive supply used to generate the negative supplies of VREG1  
VREG2 (common to both channels).  
,
VSW  
Supply  
Exposed pad on underside of device must be connected to a heat  
spreading area. The AGND plane is recommended.  
Exposed Pad  
Isolated  
11  
Zarlink Semiconductor Inc.  
 复制成功!