欢迎访问ic37.com |
会员登录 免费注册
发布采购

XC3S500E-4FTG256CS1 参数 Datasheet PDF下载

XC3S500E-4FTG256CS1图片预览
型号: XC3S500E-4FTG256CS1
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, 572MHz, 10476-Cell, CMOS, PBGA256,]
分类和应用: 时钟可编程逻辑
文件页数/大小: 227 页 / 6528 K
品牌: XILINX [ XILINX, INC ]
 浏览型号XC3S500E-4FTG256CS1的Datasheet PDF文件第51页浏览型号XC3S500E-4FTG256CS1的Datasheet PDF文件第52页浏览型号XC3S500E-4FTG256CS1的Datasheet PDF文件第53页浏览型号XC3S500E-4FTG256CS1的Datasheet PDF文件第54页浏览型号XC3S500E-4FTG256CS1的Datasheet PDF文件第56页浏览型号XC3S500E-4FTG256CS1的Datasheet PDF文件第57页浏览型号XC3S500E-4FTG256CS1的Datasheet PDF文件第58页浏览型号XC3S500E-4FTG256CS1的Datasheet PDF文件第59页  
Spartan-3E FPGA Family: Functional Description  
FIXED Phase Shift prior to ISE 8.1i, Service Pack 3: See  
Equation 3. The value corresponds to a phase shift range of  
–180° to +180° degrees, which is different from the  
Spartan-3 DCM design primitive and simulation model.  
Designs created prior to ISE 8.1i, Service Pack 3 must be  
recompiled using the most recent ISE development  
software.  
FIXED Phase Shift Mode  
The FIXED phase shift mode shifts the DCM outputs by a  
fixed amount (T ), controlled by the user-specified  
PS  
PHASE_SHIFT attribute. The PHASE_SHIFT value (shown  
as P in Figure 44) must be an integer ranging from –255 to  
+255. PHASE_SHIFT specifies a phase shift delay as a  
fraction of the T  
The phase shift behavior is different  
CLKIN.  
PHASESHIFT  
between ISE 8.1, Service Pack 3 and prior software  
versions, as described below.  
t
=
---------------------------------------- T  
Eq 3  
PS  
CLKIN  
512  
When the PHASE_SHIFT value is zero, CLKFB and CLKIN  
are in phase, the same as when the PS unit is disabled.  
When the PHASE_SHIFT value is positive, the DCM  
outputs are shifted later in time with respect to CLKIN input.  
When the attribute value is negative, the DCM outputs are  
shifted earlier in time with respect to CLKIN.  
Design Note  
Prior to ISE 8.1i, Service Pack 3, the FIXED phase shift  
feature operated differently than the Spartan-3 DCM design  
primitive and simulation model. Designs using software  
prior to ISE 8.1i, Service Pack 3 require recompilation using  
the latest ISE software release. The following Answer  
Record contains additional information:  
Figure 44b illustrates the relationship between CLKFB and  
CLKIN in the Fixed Phase mode. In the Fixed Phase mode,  
the PSEN, PSCLK, and PSINCDEC inputs are not used  
and must be tied to GND.  
http://www.xilinx.com/support/answers/23153.htm.  
FIXED Phase Shift using ISE 8.1i, Service Pack 3 and  
later: See Equation 2. The value corresponds to a phase  
shift range of –360° to +360°, which matches behavior of  
the Spartan-3 DCM design primitive and simulation model.  
Equation 2 or Equation 3 applies only to FIXED phase shift  
mode. The VARIABLE phase shift mode operates  
differently.  
PHASESHIFT  
t
=
---------------------------------------- T  
Eq 2  
PS  
CLKIN  
256  
X-Ref Target - Figure 44  
a. CLKOUT_PHASE_SHIFT = NONE  
CLKIN  
CLKFB  
(via CLK0 or CLK2X feedback)  
b. CLKOUT_PHASE_SHIFT = FIXED  
CLKIN  
0
–255  
+255  
Shift Range over all P Values:  
P
256  
* T  
CLKIN  
CLKFB  
(via CLK0 or CLK2X feedback)  
DS312-2_61_021606  
Figure 44: NONE and FIXED Phase Shifter Waveforms (ISE 8.1i, Service Pack 3 and later)  
DS312 (v4.2) December 14, 2018  
www.xilinx.com  
Product Specification  
55  
 复制成功!