Spartan-3E FPGA Family: Functional Description
Set PROG_B Low
after Power-On
Power-On
VCCINT >1V
and VCCAUX > 2V
No
and VCCO Bank 2 > 1V
Yes
Yes
Clear configuration
PROG_B = Low
No
memory
No
INIT_ B = High?
Yes
M[2:0] and VS[2:0]
pins are sampled on
INIT_B rising edge
Sample mode pins
Load configuration
data frames
No
INIT_B goes Low.
Abort Start-Up
CRC
correct?
Yes
DONE pin goes High,
signaling end of
configuration
Start-Up
sequence
User mode
No
Yes
Reconfigure?
DS312-2_58_051706
Figure 66: General Configuration Process
DS312 (v4.2) December 14, 2018
www.xilinx.com
Product Specification
104